default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDSnorre Aunet
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2024
[j17]Jari Nurmi
, Snorre Aunet, Alireza Saberkari:
Guest Editorial Selected Papers From IEEE Nordic Circuits and Systems Conference (NorCAS) 2022. IEEE Trans. Very Large Scale Integr. Syst. 32(1): 1-3 (2024)- 2023
- [c66]Magnus Amble, Snorre Aunet, Dag T. Wisland, Kristian Gjertsen Kjelgård:
Randomized Bulk-Voltages: A Countermeasure to Mask Side-Channel Leakage of CMOS Logic Gates. MWSCAS 2023: 708-712 - 2022
- [j16]Azam Seyedi, Snorre Aunet, Per Gunnar Kjeldsberg:
Nwise and Pwise: 10T Radiation Hardened SRAM Cells for Space Applications With High Reliability Requirements. IEEE Access 10: 30624-30642 (2022) - [e4]Jari Nurmi, Dag T. Wisland, Snorre Aunet, Kristian Kjelgaard:
IEEE Nordic Circuits and Systems Conference, NorCAS 2022, Oslo, Norway, October 25-26, 2022. IEEE 2022, ISBN 979-8-3503-4550-6 [contents] - 2021
- [j15]Yahya H. Yassin, Magnus Jahre, Per Gunnar Kjeldsberg, Snorre Aunet, Francky Catthoor:
Fast and Accurate Edge Computing Energy Modeling and DVFS Implementation in GEM5 Using System Call Emulation Mode. J. Signal Process. Syst. 93(1): 33-48 (2021) - [c65]Snorre Aunet:
Ultra Low Voltage Sub-100 mV Vdd CMOS. NEWCAS 2021: 1-4 - [c64]Somayeh Hossein Zadeh, Trond Ytterdal, Snorre Aunet:
Subthreshold Power PC and Nand Race-Free Flip-Flops in Frequency Divider Applications. NorCAS 2021: 1-6 - [e3]Jari Nurmi, Dag T. Wisland, Snorre Aunet, Kristian Kjelgaard:
IEEE Nordic Circuits and Systems Conference, NorCAS 2021, Oslo, Norway, October 26-27, 2021. IEEE 2021, ISBN 978-1-6654-0712-0 [contents] - 2020
- [j14]Even Låte, Trond Ytterdal, Snorre Aunet:
An Energy Efficient Level Shifter Capable of Logic Conversion From Sub-15 mV to 1.2 V. IEEE Trans. Circuits Syst. 67-II(11): 2687-2691 (2020) - [j13]Even Låte, Trond Ytterdal, Snorre Aunet:
Benefiting From State Dependencies in Asymmetric SRAM Cells Through Conditional Word-Flipping. IEEE Trans. Very Large Scale Integr. Syst. 28(10): 2223-2227 (2020) - [c63]Somayeh Hossein Zadeh, Trond Ytterdal, Snorre Aunet:
Comparative Study of Single, Regular and Flip Well Subthreshold SRAMs in 22 nm FDSOI Technology. NorCAS 2020: 1-6 - [c62]Somayeh Hossein Zadeh, Trond Ytterdal, Snorre Aunet:
Multi-threshold Voltage and Dynamic Body Biasing Techniques for Energy Efficient Ultra Low Voltage Subthreshold Adders. NorCAS 2020: 1-6 - [e2]Jari Nurmi, Dag T. Wisland, Snorre Aunet, Kristian Kjelgaard:
IEEE Nordic Circuits and Systems Conference, NorCAS 2020, Oslo, Norway, October 27-28, 2020. IEEE 2020, ISBN 978-1-7281-9226-0 [contents]
2010 – 2019
- 2019
- [j12]Ali Asghar Vatanjou, Trond Ytterdal, Snorre Aunet:
An Ultra-Low Voltage and Low-Energy Level Shifter in 28-nm UTBB-FDSOI. IEEE Trans. Circuits Syst. II Express Briefs 66-II(6): 899-903 (2019) - [c61]Steinar Thune Christensen, Snorre Aunet, Omer Qadir:
A Configurable and Versatile Architecture for Low Power, Energy Efficient Hardware Acceleration of Convolutional Neural Networks. NORCAS 2019: 1-6 - [c60]Azam Seyedi, Snorre Aunet, Per Gunnar Kjeldsberg:
Nwise: an Area Efficient and Highly Reliable Radiation Hardened Memory Cell Designed for Space Applications. NORCAS 2019: 1-6 - [c59]Somayeh Hossein Zadeh, Trond Ytterdal, Snorre Aunet:
Ultra-Low Voltage Subthreshold Binary Adder Architectures for IoT Applications: Ripple Carry Adder or Kogge Stone Adder. NORCAS 2019: 1-7 - [c58]Somayeh Hossein Zadeh, Trond Ytterdal, Snorre Aunet:
Exploring optimal back bias voltages for ultra low voltage CMOS digital Circuits in 22 nm FDSOI Technology. NORCAS 2019: 1-6 - 2018
- [j11]Even Låte, Trond Ytterdal, Snorre Aunet:
A loadless 6T SRAM cell for sub- & near- threshold operation implemented in 28 nm FD-SOI CMOS technology. Integr. 63: 56-63 (2018) - [j10]Ali Asghar Vatanjou, Even Låte, Trond Ytterdal, Snorre Aunet:
Ultra-low voltage and energy efficient adders in 28 nm FDSOI exploring poly-biasing for device sizing. Microprocess. Microsystems 56: 92-100 (2018) - [c57]Somayeh Hossein Zadeh, Trond Ytterdal, Snorre Aunet:
Comparison of Ultra Low Power Full Adder Cells in 22 nm FDSOI Technology. NORCAS 2018: 1-5 - 2017
- [j9]Jim Tørresen, Snorre Aunet:
Special issue: Selected papers from the 1st NORCAS conference (2015 Nordic Circuits and Systems Conference (NORCAS): Norchip & International Symposium on System-on-Chip (SoC)). Microprocess. Microsystems 48: 1-2 (2017) - [j8]Even Låte, Ali Asghar Vatanjou, Trond Ytterdal, Snorre Aunet:
Extended Comparative Analysis of Flip-Flop Architectures for Subthreshold Applications in 28 nm FD-SOI. Microprocess. Microsystems 48: 11-20 (2017) - 2016
- [c56]Ali Asghar Vatanjou, Trond Ytterdal, Snorre Aunet:
28 nm UTBB-FDSOI energy efficient and variation tolerant custom digital-cell library with application to a subthreshold MAC block. MIXDES 2016: 105-110 - [c55]Ali Asghar Vatanjou, Even Låte, Trond Ytterdal, Snorre Aunet:
Ultra-low voltage adders in 28 nm FDSOI exploring poly-biasing for device sizing. NORCAS 2016: 1-4 - 2015
- [c54]Ali Asghar Vatanjou, Trond Ytterdal, Snorre Aunet:
Exploiting short channel effects and multi-Vt technology for increased robustness and reduced energy consumption, with application to a 16-bit subthreshold adder implemented in 65 nm CMOS. ECCTD 2015: 1-4 - [c53]Ali Asghar Vatanjou, Trond Ytterdal, Snorre Aunet:
4 Sub-/near-threshold flip-flops with application to frequency dividers. ECCTD 2015: 1-4 - [c52]Hourieh Attarzadeh, Snorre Aunet, Trond Ytterdal:
An ultra-low-power/high-speed 9-bit adder design: Analysis and comparison Vs. technology from 130nm-LP to UTBB FD-SOI-28nm. NORCAS 2015: 1-4 - [c51]Even Låte, Ali Asghar Vatanjou, Trond Ytterdal, Snorre Aunet:
Comparative analysis of flip-flop architectures for subthreshold applications in 28nm FDSOI. NORCAS 2015: 1-4 - 2014
- [c50]Jonathan Edvard Bjerkedok, Ali Asghar Vatanjou, Trond Ytterdal, Snorre Aunet:
Modular layout-friendly cell library design applied for subthreshold CMOS. NORCHIP 2014: 1-6 - [c49]Magne Voernes, Trond Ytterdal, Snorre Aunet:
Performance comparison of 5 subthreshold CMOS flip-flops under process-, voltage-, and temperature variations, based on netlists from layout. NORCHIP 2014: 1-6 - 2013
- [j7]Sven Lütkemeier, Thorsten Jungeblut, Hans Kristian Otnes Berge, Snorre Aunet, Mario Porrmann, Ulrich Rückert:
A 65 nm 32 b Subthreshold Processor With 9T Multi-Vt SRAM and Adaptive Supply Voltage Control. IEEE J. Solid State Circuits 48(1): 8-19 (2013) - [c48]Amir Hasanbegovic, Snorre Aunet:
Proton beam characterization at Oslo Cyclotron Laboratory for radiation testing of electronic devices. DDECS 2013: 135-140 - [c47]Hans Kristian Otnes Berge, Snorre Aunet:
Yield-oriented energy and performance model for subthreshold circuits with Vth variations. DDECS 2013: 193-198 - [e1]Lukás Sekanina, Görschwin Fey, Jaan Raik, Snorre Aunet, Richard Ruzicka:
16th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, DDECS 2013, Karlovy Vary, Czech Republic, April 8-10, 2013. IEEE Computer Society 2013, ISBN 978-1-4673-6135-4 [contents] - 2012
- [c46]Tuan Vu Cao, Snorre Aunet, Trond Ytterdal:
A 9-bit 50MS/s asynchronous SAR ADC in 28nm CMOS. NORCHIP 2012: 1-6 - 2011
- [j6]Amir Hasanbegovic, Snorre Aunet:
Low-power subthreshold to above threshold level shifters in 90 nm and 65 nm process. Microprocess. Microsystems 35(1): 1-9 (2011) - [c45]Hans Kristian Otnes Berge, Amir Hasanbegovic, Snorre Aunet:
Muller C-elements based on minority-3 functions for ultra low voltage supplies. DDECS 2011: 195-200 - [c44]Snorre Aunet:
On the reliability of ultra low voltage circuits built from minority-3 gates. ECCTD 2011: 540-543 - [c43]Hans Kristian Otnes Berge, Snorre Aunet:
Multi-objective optimization of minority-3 functions for ultra-low voltage supplies. ISCAS 2011: 2313-2316 - 2010
- [c42]Snorre Aunet, Amir Hasanbegovic:
Memory elements based on minority-3 gates and inverters implemented in 90 nm CMOS. DDECS 2010: 267-272 - [c41]Hans Kristian Otnes Berge, Matthias W. Blesken, Snorre Aunet, Ulrich Rückert:
Design of 9T SRAM for dynamic voltage supplies by a multiobjective optimization approach. ICECS 2010: 319-322
2000 – 2009
- 2009
- [c40]Farshad Moradi, Dag T. Wisland, Hamid Mahmoodi, Snorre Aunet, Tuan Vu Cao, Ali Peiravi:
Ultra Low Power Full Adder Topologies. ISCAS 2009: 3158-3161 - [c39]Farshad Moradi, Dag T. Wisland, Hamid Mahmoodi, Ali Peiravi, Snorre Aunet, Tuan Vu Cao:
New subthreshold concepts in 65nm CMOS technology. ISQED 2009: 162-166 - [r2]Snorre Aunet, Hans Kristian Otnes Berge:
Statistical Simulations on Perceptron-Based Adders. Encyclopedia of Artificial Intelligence 2009: 1474-1481 - [r1]Snorre Aunet:
Synthetic Neuron Implementations. Encyclopedia of Artificial Intelligence 2009: 1555-1561 - 2008
- [j5]Kristian Granhaug, Snorre Aunet:
Improving Yield and Defect Tolerance in Subthreshold CMOS Through Output-Wired Redundancy. J. Electron. Test. 24(1-3): 157-163 (2008) - [j4]Snorre Aunet, Bengt Oelmann, Per Andreas Norseng, Yngvar Berg:
Real-Time Reconfigurable Subthreshold CMOS Perceptron. IEEE Trans. Neural Networks 19(4): 645-657 (2008) - [c38]Håvard Pedersen Alstad, Snorre Aunet:
Three Subthreshold Flip-Flop Cells Characterized in 90 nm and 65 nm CMOS Technology. DDECS 2008: 8-11 - [c37]Håvard Pedersen Alstad, Snorre Aunet:
Improving Circuit Security against Power Analysis Attacks with Subthreshold Operation. DDECS 2008: 12-13 - [c36]Yngvar Berg, Omid Mirmotahari, Snorre Aunet:
High speed and ultra low voltage CMOS latch. ICECS 2008: 153-156 - [c35]Yngvar Berg, Omid Mirmotahari, Snorre Aunet:
Ultra low voltage and, nor and XOR CMOS gates. ICECS 2008: 846-849 - [c34]Yngvar Berg, Omid Mirmotahari, Snorre Aunet:
Clocked semi-floating-gate ultra low-voltage current mirror. ICECS 2008: 1038-1041 - [c33]Yngvar Berg, Omid Mirmotahari, Johannes Goplen Lomsdalen, Snorre Aunet:
High Speed Ultra Low Voltage CMOS inverter. ISVLSI 2008: 122-127 - [c32]Farshad Moradi, Dag T. Wisland, Snorre Aunet, Hamid Mahmoodi, Tuan Vu Cao:
65NM sub-threshold 11T-SRAM for ultra low voltage applications. SoCC 2008: 113-118 - 2007
- [j3]Valeriu Beiu, Snorre Aunet, Jabulani Nyathi, Ray Robert Rydberg III, Walid Ibrahim:
Serial Addition: Locally Connected Architectures. IEEE Trans. Circuits Syst. I Regul. Pap. 54-I(11): 2564-2579 (2007) - [c31]Yngvar Berg, Mehdi Azadmehr, Omid Mirmotahari, Snorre Aunet:
Band Pass Pseudo Floating-Gate Amplifier. ICECS 2007: 506-509 - [c30]Yngvar Berg, Renè Jensen, Johannes Goplen Lomsdalen, Henning Gundersen, Snorre Aunet:
Fault Tolerant CMOS Logic Using Ternary Gates. ISMVL 2007: 38 - [c29]Snorre Aunet, Hans Kristian Otnes Berge:
Statistical Simulations for Exploring Defect Tolerance and Power Consumption for 4 Subthreshold 1-Bit Addition Circuits. IWANN 2007: 455-462 - [c28]Jon Alfredsson, Snorre Aunet:
Performance of CMOS and Floating-Gate Full-Adders Circuits at Subthreshold Power Supply. PATMOS 2007: 536-545 - [c27]Jon Alfredsson, Snorre Aunet, Bengt Oelmann:
Small Fan-in Floating-Gate Circuits with Application to an Improved Adder Structure. VLSI Design 2007: 314-317 - 2006
- [c26]Valeriu Beiu, Jabulani Nyathi, Snorre Aunet, Mawahib H. Sulieman:
Femto Joule Switching for Nano Electronics. AICCSA 2006: 415-423 - [c25]Kristian Granhaug, Snorre Aunet:
Six Subthreshold Full Adder Cells Characterized in 90 nm CMOS Technology. DDECS 2006: 27-32 - [c24]Kristian Granhaug, Snorre Aunet:
Improving Yield and Defect Tolerance in Multifunction Subthreshold CMOS Gates. DFT 2006: 20-28 - [c23]Yngvar Berg, Omid Mirmotahari, Per Andreas Norseng, Snorre Aunet:
Ultra low voltage CMOS gates. ICECS 2006: 818-821 - [c22]Kristian Granhaug, Snorre Aunet, Tor Sverre Lande:
Body-bias regulator for ultra low power multifunction CMOS gates. ISCAS 2006 - [c21]Yngvar Berg, Omid Mirmotahari, Snorre Aunet:
Pseudo Floating-Gate Inverter with Feedback Control. VLSI-SoC 2006: 272-277 - 2005
- [c20]Valeriu Beiu, Snorre Aunet, Jabulani Nyathi, Ray Robert Rydberg III, Asbjørn Djupdal:
On the Advantages of Serial Architectures for Low-Power Reliable Computations. ASAP 2005: 276-281 - [c19]Valeriu Beiu, Artur Zawadski, Razvan Andonie, Snorre Aunet:
Using Kolmogorov Inspired Gates for Low Power Nanoelectronics. IWANN 2005: 438-445 - [c18]Valeriu Beiu, Asbjørn Djupdal, Snorre Aunet:
Ultra Low-Power Neural Inspired Addition: When Serial Might Outperform Parallel Architectures. IWANN 2005: 486-493 - 2004
- [c17]Yngvar Berg, Snorre Aunet, Øivind Næss, Omid Mirmotahari:
Basic Multiple-Valued Functions Using Recharge CMOS Logic. ISMVL 2004: 346-351 - 2003
- [j2]Snorre Aunet, Yngvar Berg, Trond Sæther:
Real-time reconfigurable linear threshold elements implemented in floating-gate CMOS. IEEE Trans. Neural Networks 14(5): 1244-1256 (2003) - [j1]Snorre Aunet, Yngvar Berg, Trond Sæther:
Erratum to "real-time reconfigurable linear threshold elements implemented in floating-gate CMOS". IEEE Trans. Neural Networks 14(6): 1582 (2003) - [c16]Snorre Aunet, Morten Hartmann:
Real-Time Reconfigurable Linear Threshold Elements and Some Applications to Neural Hardware. ICES 2003: 365-376 - [c15]Yngvar Berg, Snorre Aunet, Omid Mirmotahari, Mats Høvin:
Novel recharge semi-floating-gate CMOS logic for multiple-valued systems. ISCAS (5) 2003: 193-196 - [c14]Yngvar Berg, Snorre Aunet, Øivind Næss, Johannes Goplen Lomsdalen, Mats Høvin:
Exploiting hyperbolic functions to increase linearity in low-voltage floating-gate transconductance amplifiers. ISCAS (1) 2003: 345-348 - [c13]Snorre Aunet, Yngvar Berg:
UV-programmable Floating-Gate CMOS Linear Threshold Element "P1N3". IWANN (2) 2003: 57-64 - 2002
- [c12]Yngvar Berg, Øivind Næss, Snorre Aunet, Mats Høvin:
A novel floating-gate multiple-valued signal to binary signal converter. ICECS 2002: 575-578 - [c11]Yngvar Berg, Øivind Næss, Snorre Aunet, Johannes Goplen Lomsdalen, Mats Høvin:
A novel floating-gate binary signal to multiple-valued signal converter for multiple-valued CMOS logic. ICECS 2002: 579-582 - [c10]Yngvar Berg, Øivind Næss, Snorre Aunet, Renè Jensen, Mats Høvin:
Novel floating-gate multiple-valued signal to binary signal converters for multiple-valued CMOS logic. ISCAS (5) 2002: 385-388 - [c9]Trond Ytterdal, Snorre Aunet:
Compact low-voltage self-calibrating digital floating-gate CMOS logic circuits. ISCAS (5) 2002: 393-396 - [c8]Yngvar Berg, Snorre Aunet, Øivind Næss, O. Hagen, Mats Høvin:
A novel floating-gate multiple-valued CMOS full-adder. ISCAS (1) 2002: 877-880 - 2001
- [c7]Yngvar Berg, Snorre Aunet, Øivind Næss, Henning Gundersen, Mats Høvin:
A 0.3 V floating-gate differential amplifier input stage with tunable gain. ICECS 2001: 413-416 - [c6]Snorre Aunet, Yngvar Berg, Øivind Næss, Trond Sæther:
Novel reconfigurable two-MOSFET UV-programmable floating-gate circuits for CARRY, NAND, NOR or INVERT functions. ICECS 2001: 581-584 - [c5]Snorre Aunet, Yngvar Berg, Trond Ytterdal, Øivind Næss, Trond Sæther:
A method for simulation of floating-gate UV-programmable circuits with application to three new 2-MOSFET digital circuits. ICECS 2001: 1035-1038 - [c4]Yngvar Berg, Snorre Aunet, Øivind Næss, Mats Høvin:
A novel low-voltage floating-gate CMOS transconductance amplifier with sinh (tanh) shaped output current. ICECS 2001: 1461-1464 - [c3]Yngvar Berg, Snorre Aunet, Øivind Næss, Mats Høvin:
Floating-gate CMOS differential analog inverter for ultra low-voltage applications. ISCAS (1) 2001: 9-12 - [c2]Yngvar Berg, Snorre Aunet, Øivind Næss, Henning Gundersen, Mats Høvin:
Extreme low-voltage floating-gate CMOS transconductance amplifier. ISCAS (1) 2001: 37-40 - [c1]Yngvar Berg, Snorre Aunet, Øivind Næss, Mats Høvin:
Exploiting sinh and tanh shaped ultra low-voltage floating-gate transconductance amplifiers to reduce harmonic distortion. ISCAS (4) 2001: 838-841
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-10-07 22:12 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
