ACM Journal on Emerging Technologies in Computing Systems, Volume 18

Volume 18, Number 1, January 2022

Special issue on Hardware-Assisted Security for Emerging Internet of Things

• 
  Saraju P. Mohanty, Jim Plusquellic, Garrett S. Rose, Wei Zhang, Maria K. Michael:
  Introduction to the Special Issue on Hardware-Assisted Security for Emerging Internet of Things. 1:1-1:3
• 
  Nick Roessler, André DeHon:
  SCALPEL: Exploring the Limits of Tag-enforced Compartmentalization. 2:1-2:28
• 
  Solon Falas, Charalambos Konstantinou, Maria K. Michael:
  A Modular End-to-End Framework for Secure Firmware Updates on Embedded Systems. 3:1-3:19
• 
  Josef Danial, Debayan Das, Anupam Golder, Santosh Ghosh, Arijit Raychowdhury, Shreyas Sen:
  EM-X-DL: Efficient Cross-device Deep Learning Side-channel Attack With Noisy EM Signatures. 4:1-4:17
• 
  David Thompson, Haibo Wang:
  Integrated Power Signature Generation Circuit for IoT Abnormality Detection. 5:1-5:13
• 
  Abdelrahman Elkanishy, Paul M. Furth, Derrick T. Rivera, Abdel-Hameed A. Badawy:
  Low-overhead Hardware Supervision for Securing an IoT Bluetooth-enabled Device: Monitoring Radio Frequency and Supply Voltage. 6:1-6:28
• 
  Georgios Fragkos, Cyrus Minwalla, Eirini-Eleni Tsiropoulou, Jim Plusquellic:
  Enhancing Privacy in PUF-Cash through Multiple Trusted Third Parties and Reinforcement Learning. 7:1-7:26
• 
  Carson Labrado, Himanshu Thapliyal, Saraju P. Mohanty:
  Fortifying Vehicular Security through Low Overhead Physically Unclonable Functions. 8:1-8:18
• 
  Mahabub Hasan Mahalat, Dipankar Karmakar, Anindan Mondal, Bibhash Sen:
  PUF based Secure and Lightweight Authentication and Key-Sharing Scheme for Wireless Sensor Network. 9:1-9:23

Special Issue on Design Automation for Quantum Computing

• 
  Robert Wille, Rolf Drechsler:
  Introduction to the Special Issue on Design Automation for Quantum Computing. 10:1-10:2
• 
  Mario Simoni, Giovanni Amedeo Cirillo, Giovanna Turvani, Mariagrazia Graziano, Maurizio Zamboni:
  Towards Compact Modeling of Noisy Quantum Computers: A Molecular-Spin-Qubit Case of Study. 11:1-11:26
• 
  Evandro Chagas Ribeiro da Rosa, Rafael de Santiago:
  Ket Quantum Programming. 12:1-12:25
• 
  Nader Khammassi, Imran Ashraf, J. van Someren, Razvan Nane, Anna M. Krol, M. A. Rol, Lingling Lao, Koen Bertels, Carmen G. Almudéver:
  OpenQL: A Portable Quantum Programming Framework for Quantum Accelerators. 13:1-13:24
• 
  Nikita Acharya, Miroslav Urbánek, Wibe A. de Jong, Samah Mohamed Saeed:
  Test Points for Online Monitoring of Quantum Circuits. 14:1-14:19

Regular Papers

• 
  Jianhui Han, Xiang Fei, Zhaolin Li, Youhui Zhang:
  Polyhedral-Based Compilation Framework for In-Memory Neural Network Accelerators. 15:1-15:23
• 
  Hassnaa El-Derhalli, Léa Constans, Sébastien Le Beux, Alfredo De Rossi, Fabrice Raineri, Sofiène Tahar:
  Towards All-optical Stochastic Computing Using Photonic Crystal Nanocavities. 16:1-16:25
• 
  Weifu Li, Paul D. Franzon, Sumon Dey, Joshua Schabel:
  Hardware Implementation of Hierarchical Temporal Memory Algorithm. 17:1-17:23
• 
  Dwaipayan Choudhury, Aravind Sukumaran-Rajam, Ananth Kalyanaraman, Partha Pratim Pande:
  High-Performance and Energy-Efficient 3D Manycore GPU Architecture for Accelerating Graph Analytics. 18:1-18:19

Special Issue on Monolithic 3D: Technology, Design and Computing Systems Applications Perspectives

• 
  Sébastien Thuries, Aida Todri-Sanial:
  Introduction to the Special Issue on Monolithic 3D: Technology, Design and Computing Systems Applications Perspectives. 19:1-19:3
• 
  Edward Lee, Daehyun Kim, Jinwoo Kim, Sung Kyu Lim, Saibal Mukhopadhyay:
  A ReRAM Memory Compiler for Monolithic 3D Integrated Circuits in a Carbon Nanotube Process. 20:1-20:20
• 
  Lingjun Zhu, Arjun Chaudhuri, Sanmitra Banerjee, Gauthaman Murali, Pruek Vanna-Iampikul, Krishnendu Chakrabarty, Sung Kyu Lim:
  Design Automation and Test Solutions for Monolithic 3D ICs. 21:1-21:49
• 
  Arjun Chaudhuri, Sanmitra Banerjee, Jinwoo Kim, Heechun Park, Bon Woong Ku, Sukeshwar Kannan, Krishnendu Chakrabarty, Sung Kyu Lim:
  Built-in Self-Test and Fault Localization for Inter-Layer Vias in Monolithic 3D ICs. 22:1-22:37
• 
  Javad Bagherzadeh, Aporva Amarnath, Jielun Tan, Subhankar Pal, Ronald G. Dreslinski:
  A Holistic Solution for Reliability of 3D Parallel Systems. 23:1-23:27

Volume 18, Number 2, April 2022

Special Section on Hardware Aware Learning for Medical Applications

• 
  Yiyu Shi, Yongpan Liu, Jianxu Chen, Steve B. Jiang:
  Guest Editorial: ACM JETC Special Issue on Hardware-Aware Learning for Medical Applications. 24:1-24:3
• 
  Weijia Wang, Bill Lin:
  Optimizing 3D U-Net-based Brain Tumor Segmentation with Integer-arithmetic Deep Learning Accelerators. 25:1-25:16
• 
  Suraj Mishra, Danny Z. Chen, X. Sharon Hu:
  Image Complexity Guided Network Compression for Biomedical Image Segmentation. 26:1-26:23
• 
  Yufei Chen, Tingtao Li, Qinming Zhang, Wei Mao, Nan Guan, Mei Tian, Hao Yu, Cheng Zhuo:
  ANT-UNet: Accurate and Noise-Tolerant Segmentation for Pathology Image Processing. 27:1-27:17
• 
  Dawei Li, Yang Zhou, Shaopin Chen, Xiaowei Xu:
  A Quasi-digital QPSK Modulator Design for Biomedical Devices. 28:1-28:16
• 
  Yongan Zhang, Anton Banta, Yonggan Fu, Mathews M. John, Allison Post, Mehdi Razavi, Joseph R. Cavallaro, Behnaam Aazhang, Yingyan Lin:
  RT-RCG: Neural Network and Accelerator Search Towards Effective and Real-time ECG Reconstruction from Intracardiac Electrograms. 29:1-29:25
• 
  Sourabh Kulkarni, Mario Michael Krell, Seth Nabarro, Csaba Andras Moritz:
  Hardware-accelerated Simulation-based Inference of Stochastic Epidemiology Models for COVID-19. 30:1-30:24

Special Section on Computation-In-Memory (CIM): from Device to Applications

• 
  Said Hamdioui, Elena I. Vatajelu, Alberto Bosio:
  Guest Editorial: Computation-In-Memory (CIM): from Device to Applications. 31:1-31:3
• 
  Mahta Mayahinia, Abhairaj Singh, Christopher Bengel, Stefan Wiefels, Muath Abu Lebdeh, Stephan Menzel, Dirk J. Wouters, Anteneh Gebregiorgis, Rajendra Bishnoi, Rajiv V. Joshi, Said Hamdioui:
  A Voltage-Controlled, Oscillation-Based ADC Design for Computation-in-Memory Architectures Using Emerging ReRAMs. 32:1-32:25
• 
  Zhe Wan, Tianyi Wang, Yiming Zhou, Subramanian S. Iyer, Vwani P. Roychowdhury:
  Accuracy and Resiliency of Analog Compute-in-Memory Inference Engines. 33:1-33:23
• 
  Gokul Krishnan, Sumit K. Mandal, Chaitali Chakrabarti, Jae-Sun Seo, Ümit Y. Ogras, Yu Cao:
  Impact of On-chip Interconnect on In-memory Acceleration of Deep Neural Networks. 34:1-34:22
• 
  Yandong Luo, Panni Wang, Shimeng Yu:
  Accelerating On-Chip Training with Ferroelectric-Based Hybrid Precision Synapse. 35:1-35:20
• 
  Alexander Jones, Aaron Ruen, Rashmi Jha:
  A Spiking Neuromorphic Architecture Using Gated-RRAM for Associative Memory. 36:1-36:22
• 
  Saransh Gupta, Mohsen Imani, Joonseop Sim, Andrew Huang, Fan Wu, Jaeyoung Kang, Yeseong Kim, Tajana Simunic Rosing:
  COSMO: Computing with Stochastic Numbers in Memory. 37:1-37:25
• 
  Bon Woong Ku, Catherine D. Schuman, Md Musabbir Adnan, Tiffany M. Mintz, Raphael C. Pooser, Kathleen E. Hamilton, Garrett S. Rose, Sung Kyu Lim:
  Unsupervised Digit Recognition Using Cosine Similarity In A Neuromemristive Competitive Learning System. 38:1-38:20
• 
  João Paulo Cardoso de Lima, Marcelo Brandalero, Michael Hübner, Luigi Carro:
  STAP: An Architecture and Design Tool for Automata Processing on Memristor TCAMs. 39:1-39:22
• 
  Maha Kooli, Antoine Heraud, Henri-Pierre Charles, Bastien Giraud, Roman Gauchi, Mona Ezzadeen, Kevin Mambu, Valentin Egloff, Jean-Philippe Noel:
  Towards a Truly Integrated Vector Processing Unit for Memory-bound Applications Based on a Cost-competitive Computational SRAM Design Solution. 40:1-40:26
• 
  Saman Fröhlich, Saeideh Shirinzadeh, Rolf Drechsler:
  Parallel Computing of Graph-based Functions in ReRAM. 41:1-41:24
• 
  Md. Adnan Zaman, Rajeev Joshi, Srinivas Katkoori:
  Early Design Space Exploration Framework for Memristive Crossbar Arrays. 42:1-42:26
• 
  Ronny Ronen, Adi Eliahu, Orian Leitersdorf, Natan Peled, Kunal Korgaonkar, Anupam Chattopadhyay, Ben Perach, Shahar Kvatinsky:
  The Bitlet Model: A Parameterized Analytical Model to Compare PIM and CPU Systems. 43:1-43:29

Volume 18, Number 3, July 2022

• 
  Mahdi Zahedi, Muath Abu Lebdeh, Christopher Bengel, Dirk J. Wouters, Stephan Menzel, Manuel Le Gallo, Abu Sebastian, Stephan Wong, Said Hamdioui:
  MNEMOSENE: Tile Architecture and Simulator for Memristor-based Computation-in-memory. 44:1-44:24
• 
  Venkata Sai Praneeth Karempudi, Febin Sunny, Ishan G. Thakkar, Sai Vineel Reddy Chittamuru, Mahdi Nikdast, Sudeep Pasricha:
  Photonic Networks-on-Chip Employing Multilevel Signaling: A Cross-Layer Comparative Study. 45:1-45:36
• 
  Wassila Lalouani, Mohamed F. Younis, Mohammad Ebrahimabadi, Naghmeh Karimi:
  Countering Modeling Attacks in PUF-based IoT Security Solutions. 46:1-46:28
• 
  Nitin Pundir, Sohrab Aftabjahani, Rosario Cammarota, Mark M. Tehranipoor, Farimah Farahmandi:
  Analyzing Security Vulnerabilities Induced by High-level Synthesis. 47:1-47:22
• 
  Bodo Rueckauer, Connor Bybee, Ralf Goettsche, Yashwardhan Singh, Joyesh Mishra, Andreas Wild:
  NxTF: An API and Compiler for Deep Spiking Neural Networks on Intel Loihi. 48:1-48:22
• 
  Ammar Karkar, Nizar Dahir, Terrence S. T. Mak, Kin-Fai Tong:
  Thermal and Performance Efficient On-Chip Surface-Wave Communication for Many-Core Systems in Dark Silicon Era. 49:1-49:18
• 
  Mario Barbareschi, Salvatore Barone, Alberto Bosio, Jie Han, Marcello Traiola:
  A Genetic-algorithm-based Approach to the Design of DCT Hardware Accelerators. 50:1-50:25
• 
  Manaar Alam, Sayandeep Saha, Debdeep Mukhopadhyay, Sandip Kundu:
  NN-Lock: A Lightweight Authorization to Prevent IP Threats of Deep Learning Models. 51:1-51:19
• 
  Moritz Fieback, Guilherme Cardoso Medeiros, Lizhou Wu, Hassen Aziza, Rajendra Bishnoi, Mottaqiallah Taouil, Said Hamdioui:
  Defects, Fault Modeling, and Test Development Framework for RRAMs. 52:1-52:26
• 
  Kevin Volkel, Kyle J. Tomek, Albert J. Keung, James Tuck:
  DINOS: Data INspired Oligo Synthesis for DNA Data Storage. 53:1-53:35
• 
  Mehmet Ince, Bora Bilgic, Sule Ozev:
  Digital Fault-based Built-in Self-test and Evaluation of Low Dropout Voltage Regulators. 54:1-54:20

Special Section on Trustworthy AI

• 
  Yier Jin, Tsung-Yi Ho, Stjepan Picek, Siddharth Garg:
  Guest Editorial: Trustworthy AI. 55:1-55:3
• 
  Anuj Dubey, Rosario Cammarota, Vikram B. Suresh, Aydin Aysu:
  Guarding Machine Learning Hardware Against Physical Side-channel Attacks. 56:1-56:31
• 
  Brooks Olney, Robert Karam:
  Diverse, Neural Trojan Resilient Ecosystem of Neural Network IP. 57:1-57:23
• 
  Ge Li, Mohit Tiwari, Michael Orshansky:
  Power-based Attacks on Spatial DNN Accelerators. 58:1-58:18
• 
  Po-Hao Huang, Honggang Yu, Max Panoff, Ting-Chi Wang:
  Generation of Black-box Audio Adversarial Examples Based on Gradient Approximation and Autoencoders. 59:1-59:19
• 
  Tianjin Huang, Vlado Menkovski, Yulong Pei, Yuhao Wang, Mykola Pechenizkiy:
  Direction-aggregated Attack for Transferable Adversarial Examples. 60:1-60:22
• 
  Yuan Liu, Jinxin Dong, Pingqiang Zhou:
  Defending against Adversarial Attacks in Deep Learning with Robust Auxiliary Classifiers Utilizing Bit-plane Slicing. 61:1-61:17
• 
  Max Panoff, Honggang Yu, Haoqi Shan, Yier Jin:
  A Review and Comparison of AI-enhanced Side Channel Analysis. 62:1-62:20

Volume 18, Number 4, October 2022

Special Issue on Secure Radio-frequency (RF)-Analog Electronics and Electromagnetics

• 
  Vanessa Chen, Mohammad Al Faruque, Fadi J. Kurdahi:
  Guest Editorial: Secure Radio-Frequency (RF)-Analog Electronics and Electromagnetics. 63:1-63:2
• 
  Alireza Nooraiepour, Shaghayegh Vosoughitabar, Chung-Tse Michael Wu, Waheed U. Bajwa, Narayan B. Mandayam:
  Time-varying Metamaterial-enabled Directional Modulation Schemes for Physical Layer Security in Wireless Communication Links. 64:1-64:20
• 
  Tahoura Mosavirik, Fatemeh Ganji, Patrick Schaumont, Shahin Tajik:
  ScatterVerif: Verification of Electronic Boards Using Reflection Response of Power Distribution Network. 65:1-65:24
• 
  Arslan Riaz, Dylan Nash, Jonathan Ngo, Chiraag Juvekar, Phillip M. Nadeau, Tao Yu, Rabia Tugce Yazicigil:
  Security Assessment of Phase-Based Ranging Systems in a Multipath Environment. 66:1-66:19
• 
  Maitreyi Ashok, Matthew J. Turner, Ronald L. Walsworth, Edlyn V. Levine, Anantha P. Chandrakasan:
  Hardware Trojan Detection Using Unsupervised Deep Learning on Quantum Diamond Microscope Magnetic Field Images. 67:1-67:25

Original Papers

• 
  Jeong-Jun Lee, Wenrui Zhang, Yuan Xie, Peng Li:
  SaARSP: An Architecture for Systolic-Array Acceleration of Recurrent Spiking Neural Networks. 68:1-68:23
• 
  Mohsen Riahi Alam, M. Hassan Najafi, Nima Taherinejad:
  Sorting in Memristive Memory. 69:1-69:21
• 
  Dilip Kumar Maity, Surajit Kumar Roy, Chandan Giri:
  A Cost-Effective Built-In Self-Test Mechanism for Post-Manufacturing TSV Defects in 3D ICs. 70:1-70:23
• 
  Kangwei Xu, Dongrong Zhang, Qiang Ren, Yuanqing Cheng, Patrick Girard:
  All-spin PUF: An Area-efficient and Reliable PUF Design with Signature Improvement for Spin-transfer Torque Magnetic Cell-based All-spin Circuits. 71:1-71:20
• 
  N. Nalla Anandakumar, Mohammad S. Hashmi, Somitra Kumar Sanadhya:
  Design and Analysis of FPGA-based PUFs with Enhanced Performance for Hardware-oriented Security. 72:1-72:26
• 
  Simone Ruffini, Luca Caronti, Kasim Sinan Yildirim, Davide Brunelli:
  NORM: An FPGA-based Non-volatile Memory Emulation Framework for Intermittent Computing. 73:1-73:18
• 
  Yavar Safaei Mehrabani, Samaneh Goldani Gigasari, Mohammad Mirzaei, Hamidreza Uoosefian:
  A Novel Highly-Efficient Inexact Full Adder Cell for Motion and Edge Detection Systems of Image Processing in CNFET Technology. 74:1-74:20
• 
  Yulhwa Kim, Hyungjun Kim, Jae-Joon Kim:
  Extreme Partial-Sum Quantization for Analog Computing-In-Memory Neural Network Accelerators. 75:1-75:19
• 
  Haiyang Han, Theoni Alexoudi, Chris Vagionas, Nikos Pleros, Nikos Hardavellas:
  A Practical Shared Optical Cache With Hybrid MWSR/R-SWMR NoC for Multicore Processors. 76:1-76:28
• 
  Meysam Zaeemi, Siamak Mohammadi:
  High-level Modeling and Verification Platform for Elastic Circuits with Process Variation Considerations. 77:1-77:22
• 
  K. Amal Thomas, Soumyajit Poddar, Hemanta Kumar Mondal:
  A CNN Hardware Accelerator Using Triangle-based Convolution. 78:1-78:23
• 
  Anteneh Gebregiorgis, Hoang Anh Du Nguyen, Jintao Yu, Rajendra Bishnoi, Mottaqiallah Taouil, Francky Catthoor, Said Hamdioui:
  A Survey on Memory-centric Computer Architectures. 79:1-79:50
• 
  You Wu, Lin Li:
  Zallocator: A High Throughput Write-Optimized Persistent Allocator for Non-Volatile Memory. 80:1-80:20
• 
  Jiaxin Peng, Yousra Alkabani, Krunal Puri, Xiaoxuan Ma, Volker J. Sorger, Tarek A. El-Ghazawi:
  A Deep Neural Network Accelerator using Residue Arithmetic in a Hybrid Optoelectronic System. 81:1-81:26