default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIEEE Micro, Volume 34
Volume 34, Number 1, January - February 2014
- Erik R. Altman:
Reconfigurable Computing, 3D Integration, and Recognizing Leaders in our Field. 2-3 - Walid A. Najjar
, Paolo Ienne:
Reconfigurable Computing. 4-6 - Gordon J. Brebner, Weirong Jiang:
High-Speed Packet Processing using Reconfigurable Computing. 8-18 - Bharat Sukhwani, Hong Min, Mathew Thoennes, Parijat Dube, Bernard Brezzo, Sameh W. Asaad, Donna Dillenberger:
Database Analytics: A Reconfigurable-Computing Approach. 19-29 - Haohuan Fu, Lin Gan, Robert G. Clapp, Huabin Ruan, Oliver Pell, Oskar Mencer, Michael J. Flynn, Xiaomeng Huang, Guangwen Yang:
Scaling Reverse Time Migration Performance through Reconfigurable Dataflow Engines. 30-40 - James Coole, Greg Stitt:
Fast, Flexible High-Level Synthesis from OpenCL using Reconfiguration Contexts. 42-53 - David Andrews:
Operating Systems Research for Reconfigurable Computing. 54-58 - Andreas Agne, Markus Happe, Ariane Keller, Enno Lübbers, Bernhard Plattner, Marco Platzner, Christian Plessl:
ReconOS: An Operating System Approach for Reconfigurable Computing. 60-71 - Nick Tredennick, Brion Shimamoto:
Prospects for Reconfigurable Systems. 72-78 - Mohamed S. Abdelfattah, Vaughn Betz:
The Case for Embedded Networks on Chip on Field-Programmable Gate Arrays. 80-89 - Steve Scott:
2013 Maurice Wilkes Award Given to Parthasarathy (Partha) Ranganathan. 90-91 - Margaret Martonosi:
2013 International Symposium on Computer Architecture Influential Paper Award. 91-92 - Shane Greenstein:
The Irony of Public Funding. 94-95
Volume 34, Number 2, March - April 2014
- Per Hammarlund, Alberto J. Martinez, Atiq A. Bajwa, David L. Hill, Erik G. Hallnor, Hong Jiang, Martin G. Dixon, Michael Derr, Mikal Hunsaker, Rajesh Kumar, Randy B. Osborne, Ravi Rajwar, Ronak Singhal, Reynold D'Sa, Robert Chappell, Shiv Kaushik, Srinivas Chennupaty, Stéphan Jourdan, Steve Gunther, Thomas Piazza, Ted Burton:
Haswell: The Fourth-Generation Intel Core Processor. 6-20 - Dan Bouvier, Brad Cohen, Walter Fry, Sreekanth Godey, Michael Mantor:
Kabini: An AMD Accelerated Processing Unit System on A Chip. 22-33 - Lucian Codrescu, Willie Anderson, Suresh Venkumanhanti, Mao Zeng, Erich Plondke, Chris Koob, Ajay Ingle, Charles Tabony, Rick Maule:
Hexagon DSP: An Architecture Optimized for Mobile Multimedia and Communications. 34-43 - John Sell, Patrick O'Connor:
The Xbox One System on a Chip and Kinect Sensor. 44-53 - David Kidd:
Process and Circuit Optimization for Power Reduction Using DDC Transistors. 54-62
Volume 34, Number 3, May - June 2014
- Erik R. Altman:
Top Picks from 2013. 2-3 - Mithuna Thottethodi, Shubu Mukherjee:
Top Picks from the 2013 Computer Architecture Conferences. 4-7 - Iñigo Goiri, William A. Katsak, Kien Le, Thu D. Nguyen, Ricardo Bianchini:
Designing and Managing Data centers Powered by Renewable Energy. 8-16 - Christina Delimitrou, Christos Kozyrakis:
Quality-of-Service-Aware Scheduling in Heterogeneous Data centers with Paragon. 17-30 - Michael Ferdman, Almutaz Adileh, Yusuf Onur Koçberber, Stavros Volos, Mohammad Alisafaee, Djordje Jevdjic, Cansu Kaynak, Adrian Daniel Popescu, Anastasia Ailamaki, Babak Falsafi:
A Case for Specialized Processors for Scale-Out Workloads. 31-42 - Tushar Krishna, Chia-Hsin Owen Chen, Woo-Cheol Kwon, Li-Shiuan Peh:
Smart: Single-Cycle Multihop Traversals over a Shared Network on Chip. 43-56 - Hassan M. G. Wassel, Ying Gao, Jason K. Oberg, Ted Huffmire, Ryan Kastner, Frederic T. Chong, Timothy Sherwood:
Networks on Chip with Provable Security Properties. 57-68 - Inderpreet Singh, Arrvindh Shriraman, Wilson W. L. Fung, Mike O'Connor, Tor M. Aamodt:
Cache Coherence for GPU Architectures. 69-79 - Jaewoong Sim, Gabriel H. Loh, Vilas Sridharan, Mike O'Connor:
A Configurable and Strong RAS Solution for Die-Stacked DRAM Caches. 80-90 - Somayeh Sardashti, David A. Wood:
Decoupled Compressed Cache: Exploiting Spatial Locality for Energy Optimization. 91-99 - Richard Sampson, Ming Yang, Siyuan Wei, Chaitali Chakrabarti, Thomas F. Wenisch:
Sonic Millip3De: An Architecture for Handheld 3D Ultrasound. 100-108 - Lisa Wu, Raymond J. Barker, Martha A. Kim, Kenneth A. Ross:
Hardware Partitioning for Big Data Analytics. 109-119 - Angshuman Parashar, Michael Pellauer, Michael Adler, Bushra Ahsan, Neal Clayton Crago, Daniel Lustig, Vladimir Pavlov, Antonia Zhai, Mohit Gambhir, Aamer Jaleel, Randy L. Allmon, Rachid Rayess, Stephen Maresh, Joel S. Emer:
Efficient Spatial Processing Element Control via Triggered Instructions. 120-137 - Hyojin Sung, Rakesh Komuravelli, Sarita V. Adve:
DeNovoND: Efficient Hardware for Disciplined Nondeterminism. 138-148 - James Goodman:
Reflections from the 2013 Eckert-Mauchly Award Recipient. 149-151 - Shane Greenstein:
The Academic and Business Marriage. 152-
Volume 34, Number 4, July - August 2014
- Erik R. Altman:
Big Data and Democratization [Editorial]. 2-3 - Babak Falsafi, Boris Grot:
Big Data [Guest editors' introduction]. 4-5 - Raphael Polig, Kubilay Atasu, Laura Chiticariu, Christoph Hagleitner, H. Peter Hofstee, Frederick R. Reiss, Huaiyu Zhu, Eva Sitaridi:
Giving Text Analytics a Boost. 6-14 - Alessandro Morari, Vito Giovanni Castellana, Oreste Villa, Antonino Tumeo, Jesse Weaver, David Haglin, Sutanay Choudhury, John Feo:
Scaling Semantic Graph Databases in Size and Performance. 16-26 - Van Bui, Martha A. Kim:
The Cache and Codec Model for Storing and Manipulating Data. 28-35 - Rajeev Balasubramonian, Jichuan Chang, Troy Manning, Jaime H. Moreno, Richard Murphy, Ravi Nair, Steven Swanson:
Near-Data Processing: Insights from a MICRO-46 Workshop. 36-42 - Seth H. Pugsley, Jeffrey Jestes, Rajeev Balasubramonian, Vijayalakshmi Srinivasan, Alper Buyuktosunoglu, Al Davis, Feifei Li:
Comparing Implementations of Near-Data Computing with In-Memory MapReduce Workloads. 44-52 - Richard Mateosian:
How To [3 books reviewed]. 53-55 - Shane Greenstein:
Baking the Data Layer [Micro Economics]. 56
Volume 34, Number 5, September - October 2014
- Erik R. Altman:
Patents and High-Speed Datacenter Interconnects. 4-5 - George Porter, Alex C. Snoeren, George Papen:
High-Speed Datacenter Interconnects [Guest editors' introduction]. 6-7 - Gilmar L. Vassoler, Marcia Helena Moreira Paiva, Moisés R. N. Ribeiro, Marcelo E. V. Segatto:
Twin Datacenter Interconnection Topology. 8-17 - Avinash Karanth Kodi, Brian Neel, William C. Brantley:
Photonic Interconnects for Exascale and Datacenter Architectures. 18-30 - Noa Zilberman, Yury Audzevich, G. Adam Covington, Andrew W. Moore:
NetFPGA SUME: Toward 100 Gbps as Research Commodity. 32-41 - Dawei Zang, Zheng Cao, Zhan Wang, Xiaoli Liu, Lin Wang, Ninghui Sun:
Decentralized NIC-Switching Architecture Using SR-IOV PCI Express Network Device. 42-50 - Laurent Schares, Benjamin G. Lee, Fabio Checconi, Russell A. Budd, Alexander V. Rylyakov, Nicolas Dupuis, Fabrizio Petrini, Clint Schow, Pablo Fuentes, Oliver Mattes, Cyriel Minkenberg:
A Throughput-Optimized Optical Network for Data-Intensive Computing. 52-63 - Richard H. Stern:
Alice v. CLS Bank: Are US Business-Method and Software Patents Doomed? Part 1. 64-69 - Shane Greenstein:
Enough Variety and Diversity? 70-71
Volume 34, Number 6, November - December 2014
- Erik R. Altman:
Harsh Chips, but a Grateful Good-Bye. 4 - Augusto Vega, Alper Buyuktosunoglu, Pradip Bose:
Special Series on Harsh Chips [Guest editors' introduction]. 6-7 - Mladen Slijepcevic, Leonidas Kosmidis, Jaume Abella, Eduardo Quiñones, Francisco J. Cazorla:
Timing Verification of Fault-Tolerant Chips for Safety-Critical Applications in Harsh Environments. 8-19 - Xabier Iturbe, Ali Ebrahim, Khaled Benkrid, Chuan Hong, Tughrul Arslan, Jon Pérez, Didier Keymeulen, Marco D. Santambrogio:
R3TOS-Based Autonomous Fault-Tolerant Systems. 20-30 - Gyeonghoon Kim, Donghyun Kim, Seongwook Park, Youchang Kim, Kyuho Jason Lee, Injoon Hong, Kyeongryeol Bong, Hoi-Jun Yoo:
An Augmented Reality Processor with a Congestion-Aware Network-on-Chip Scheduler. 31-41 - Hikaru Tamura, Kiyoshi Kato, Takahiko Ishizu, Wataru Uesugi, Atsuo Isobe, Naoaki Tsutsui, Yasutaka Suzuki, Yutaka Okazaki, Yukio Maehashi, Jun Koyama, Yoshitaka Yamamoto, Shunpei Yamazaki, Masahiro Fujita, James Myers, Pekka Korpinen:
Embedded SRAM and Cortex-M0 Core Using a 60-nm Crystalline Oxide Semiconductor. 42-53 - Jun Yao, Yasuhiko Nakashima, Mitsutoshi Saito, Yohei Hazama, Ryosuke Yamanaka:
A Flexible, Self-Tuning, Fault-Tolerant Functional Unit Array Processor. 54-63 - Shuming Chen, Yaohua Wang, Sheng Liu, Jianghua Wan, Haiyan Chen, Hengzhu Liu, Kai Zhang, Xiangyuan Liu, Xi Ning:
FT-Matrix: A Coordination-Aware Architecture for Signal Processing. 64-73 - Xiaofei Wang, John Keane, Tony Tae-Hyoung Kim, Pulkit Jain, Qianying Tang, Chris H. Kim:
Silicon Odometers: Compact In Situ Aging Sensors for Robust System Design. 74-85 - Dan Wang, Aravindkumar Rajendiran, Sundaram Ananthanarayanan, Hiren D. Patel, Mahesh V. Tripunitara, Siddharth Garg:
Reliable Computing with Ultra-Reduced Instruction Set Coprocessors. 86-94 - Stephen W. Keckler, Dean M. Tullsen:
2014 International Symposium on Computer Architecture Influential Paper Award; 2014 Maurice Wilkes Award Given to Ravi Rajwar. 95-97 - Richard H. Stern:
Alice v. CLS Bank: Are US Business-Method and Software Patents Doomed? Part 2. 98-
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-02 21:30 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
