default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIgor Loi
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2023
[j21]Jie Chen
, Igor Loi, Eric Flamand, Giuseppe Tagliavini, Luca Benini, Davide Rossi:
Scalable Hierarchical Instruction Cache for Ultralow-Power Processors Clusters. IEEE Trans. Very Large Scale Integr. Syst. 31(4): 456-469 (2023)- [i5]Jie Chen, Igor Loi, Eric Flamand, Giuseppe Tagliavini, Luca Benini, Davide Rossi:
Scalable Hierarchical Instruction Cache for Ultra-Low-Power Processors Clusters. CoRR abs/2309.01299 (2023) - 2022
- [j20]Davide Rossi, Francesco Conti, Manuel Eggimann, Alfio Di Mauro, Giuseppe Tagliavini, Stefan Mach, Marco Guermandi, Antonio Pullini, Igor Loi, Jie Chen, Eric Flamand, Luca Benini:
Vega: A Ten-Core SoC for IoT Endnodes With DNN Acceleration and Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode. IEEE J. Solid State Circuits 57(1): 127-139 (2022) - 2021
- [c35]Davide Rossi, Francesco Conti, Manuel Eggimann, Stefan Mach, Alfio Di Mauro, Marco Guermandi, Giuseppe Tagliavini, Antonio Pullini, Igor Loi, Jie Chen, Eric Flamand, Luca Benini:
4.4 A 1.3TOPS/W @ 32GOPS Fully Integrated 10-Core SoC for IoT End-Nodes with 1.7μW Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode. ISSCC 2021: 60-62 - [i4]Davide Rossi, Francesco Conti, Manuel Eggimann, Alfio Di Mauro, Giuseppe Tagliavini, Stefan Mach, Marco Guermandi, Antonio Pullini, Igor Loi, Jie Chen, Eric Flamand, Luca Benini:
Vega: A 10-Core SoC for IoT End-Nodes with DNN Acceleration and Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode. CoRR abs/2110.09101 (2021) - 2020
- [c34]Jie Chen, Igor Loi, Luca Benini, Davide Rossi:
Energy-Efficient Two-level Instruction Cache Design for an Ultra-Low-Power Multi-core Cluster. DATE 2020: 1734-1739
2010 – 2019
- 2019
- [j19]Antonio Pullini, Davide Rossi, Igor Loi, Giuseppe Tagliavini, Luca Benini:
Mr.Wolf: An Energy-Precision Scalable Parallel Ultra Low Power SoC for IoT Edge Processing. IEEE J. Solid State Circuits 54(7): 1970-1981 (2019) - 2018
- [j18]Antonio Pullini, Francesco Conti, Davide Rossi, Igor Loi, Michael Gautschi, Luca Benini:
A Heterogeneous Multicore System on Chip for Energy Efficient Brain Inspired Computing. IEEE Trans. Circuits Syst. II Express Briefs 65-II(8): 1094-1098 (2018) - [j17]Igor Loi, Alessandro Capotondi, Davide Rossi, Andrea Marongiu, Luca Benini:
The Quest for Energy-Efficient I$ Design in Ultra-Low-Power Clustered Many-Cores. IEEE Trans. Multi Scale Comput. Syst. 4(2): 99-112 (2018) - [j16]Erfan Azarkhish, Davide Rossi, Igor Loi, Luca Benini:
Neurostream: Scalable and Energy Efficient Deep Learning with Smart Memory Cubes. IEEE Trans. Parallel Distributed Syst. 29(2): 420-434 (2018) - [c33]Eric Flamand, Davide Rossi, Francesco Conti, Igor Loi, Antonio Pullini, Florent Rotenberg, Luca Benini:
GAP-8: A RISC-V SoC for AI at the Edge of the IoT. ASAP 2018: 1-4 - [c32]Antonio Pullini, Davide Rossi, Igor Loi, Alfio Di Mauro, Luca Benini:
Mr. Wolf: A 1 GFLOP/s Energy-Proportional Parallel Ultra Low Power SoC for IOT Edge Processing. ESSCIRC 2018: 274-277 - [c31]Martino Dazzi, Pierpaolo Palestri, Davide Rossi, Andrea Bandiziol, Igor Loi, David E. Bellasi, Luca Benini:
Sub-mW multi-Gbps chip-to-chip communication Links for Ultra-Low Power IoT end-nodes. ISCAS 2018: 1-5 - 2017
- [j15]Davide Rossi, Igor Loi, Antonio Pullini, Thomas Christoph Müller, Andreas Burg, Francesco Conti, Luca Benini, Philippe Flatresse:
A Self-Aware Architecture for PVT Compensation and Power Nap in Near Threshold Processors. IEEE Des. Test 34(6): 46-53 (2017) - [j14]Maryam Payami, Erfan Azarkhish, Igor Loi, Luca Benini:
A Hybrid Instruction Prefetching Mechanism for Ultra Low-Power Multicore Clusters. IEEE Embed. Syst. Lett. 9(4): 125-128 (2017) - [j13]Davide Rossi, Antonio Pullini, Igor Loi, Michael Gautschi, Frank Kagan Gürkaynak, Adam Teman, Jeremy Constantin, Andreas Burg, Ivan Miro Panades, Edith Beigné, Fabien Clermidy, Philippe Flatresse, Luca Benini:
Energy-Efficient Near-Threshold Parallel Computing: The PULPv2 Cluster. IEEE Micro 37(5): 20-31 (2017) - [j12]Francesco Conti, Robert Schilling, Pasquale Davide Schiavone, Antonio Pullini, Davide Rossi, Frank Kagan Gürkaynak, Michael Muehlberghuber, Michael Gautschi, Igor Loi, Germain Haugou, Stefan Mangard, Luca Benini:
An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics. IEEE Trans. Circuits Syst. I Regul. Pap. 64-I(9): 2481-2494 (2017) - [j11]Erfan Azarkhish, Christoph Pfister, Davide Rossi, Igor Loi, Luca Benini:
Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube. IEEE Trans. Very Large Scale Integr. Syst. 25(1): 210-223 (2017) - [j10]Michael Gautschi, Pasquale Davide Schiavone, Andreas Traber, Igor Loi, Antonio Pullini, Davide Rossi, Eric Flamand, Frank K. Gürkaynak, Luca Benini:
Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices. IEEE Trans. Very Large Scale Integr. Syst. 25(10): 2700-2713 (2017) - [i3]Erfan Azarkhish, Davide Rossi, Igor Loi, Luca Benini:
Neurostream: Scalable and Energy Efficient Deep Learning with Smart Memory Cubes. CoRR abs/1701.06420 (2017) - 2016
- [j9]Giuseppe Tuveri, Paolo Meloni, Francesca Palumbo, Giovanni Pietro Seu, Igor Loi, Francesco Conti, Luigi Raffo:
On-the-fly adaptivity for process networks over shared-memory platforms. Microprocess. Microsystems 46: 240-254 (2016) - [j8]Francesco Conti, Davide Rossi, Antonio Pullini, Igor Loi, Luca Benini:
PULP: A Ultra-Low Power Parallel Accelerator for Energy-Efficient and Flexible Embedded Vision. J. Signal Process. Syst. 84(3): 339-354 (2016) - [c30]Erfan Azarkhish, Davide Rossi, Igor Loi, Luca Benini:
Design and Evaluation of a Processing-in-Memory Architecture for the Smart Memory Cube. ARCS 2016: 19-31 - [c29]Paolo Meloni, Gianfranco Deriu, Francesco Conti, Igor Loi, Luigi Raffo, Luca Benini:
Curbing the roofline: a scalable and flexible architecture for CNNs on FPGA. Conf. Computing Frontiers 2016: 376-383 - [c28]Davide Rossi, Antonio Pullini, Igor Loi, Michael Gautschi, Frank Kagan Gürkaynak, Adam Teman, Jeremy Constantin, Andreas Burg, Ivan Miro Panades, Edith Beigné, Fabien Clermidy, Fady Abouzeid, Philippe Flatresse, Luca Benini:
193 MOPS/mW @ 162 MOPS, 0.32V to 1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing. COOL Chips 2016: 1-3 - [c27]Antonio Pullini, Francesco Conti, Davide Rossi, Igor Loi, Michael Gautschi, Luca Benini:
A heterogeneous multi-core system-on-chip for energy efficient brain inspired vision. ISCAS 2016: 2910 - [c26]Paolo Meloni, Gianfranco Deriu, Francesco Conti, Igor Loi, Luigi Raffo, Luca Benini:
A high-efficiency runtime reconfigurable IP for CNN acceleration on a mid-range all-programmable SoC. ReConFig 2016: 1-8 - [i2]Michael Gautschi, Pasquale Davide Schiavone, Andreas Traber, Igor Loi, Antonio Pullini, Davide Rossi, Eric Flamand, Frank K. Gürkaynak, Luca Benini:
A near-threshold RISC-V core with DSP extensions for scalable IoT Endpoint Devices. CoRR abs/1608.08376 (2016) - [i1]Francesco Conti, Robert Schilling, Pasquale Davide Schiavone, Antonio Pullini, Davide Rossi, Frank Kagan Gürkaynak, Michael Muehlberghuber, Michael Gautschi, Igor Loi, Germain Haugou, Stefan Mangard, Luca Benini:
An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics. CoRR abs/1612.05974 (2016) - 2015
- [j7]Erfan Azarkhish, Davide Rossi, Igor Loi, Luca Benini:
A Modular Shared L2 Memory Design for 3-D Integration. IEEE Trans. Very Large Scale Integr. Syst. 23(8): 1485-1498 (2015) - [c25]Igor Loi, Davide Rossi, Germain Haugou, Michael Gautschi, Luca Benini:
Exploring multi-banked shared-L1 program cache on ultra-low power, tightly coupled processor clusters. Conf. Computing Frontiers 2015: 64:1-64:8 - [c24]Erfan Azarkhish, Davide Rossi, Igor Loi, Luca Benini:
High performance AXI-4.0 based interconnect for extensible smart memory cubes. DATE 2015: 1317-1322 - [c23]Davide Rossi, Francesco Conti, Andrea Marongiu, Antonio Pullini, Igor Loi, Michael Gautschi, Giuseppe Tagliavini, Alessandro Capotondi, Philippe Flatresse, Luca Benini:
PULP: A parallel ultra low power platform for next generation IoT applications. Hot Chips Symposium 2015: 1-39 - 2014
- [c22]Davide Rossi, Igor Loi, Germain Haugou, Luca Benini:
Ultra-low-latency lightweight DMA for tightly coupled multi-core clusters. Conf. Computing Frontiers 2014: 15:1-15:10 - [c21]Igor Loi, Luca Benini:
A multi banked - Multi ported - Non blocking shared L2 cache for MPSoC platforms. DATE 2014: 1-6 - [c20]Paolo Meloni, Giuseppe Tuveri, Luigi Raffo, Igor Loi, Francesco Conti:
A Stream Buffer Mechanism for Pervasive Splitting Transformations on Polyhedral Process Networks. MES 2014: 25-32 - [c19]Paolo Meloni, Giuseppe Tuveri, Luigi Raffo, Igor Loi, Francesco Conti:
Online process transformation for polyhedral process networks in shared-memory MPSoCs. MECO 2014: 92-97 - [c18]Francesco Conti, Davide Rossi, Antonio Pullini, Igor Loi, Luca Benini:
Energy-efficient vision on the PULP platform for ultra-low power parallel computing. SiPS 2014: 274-279 - 2013
- [j6]Erfan Azarkhish, Igor Loi, Luca Benini:
A case for three-dimensional stacking of tightly coupled data memories over multi-core clusters using low-latency interconnects. IET Comput. Digit. Tech. 7(5): 191-199 (2013) - [j5]Christian Weis, Igor Loi, Luca Benini, Norbert Wehn:
Exploration and Optimization of 3-D Integrated DRAM Subsystems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(4): 597-610 (2013) - [c17]Erfan Azarkhish, Igor Loi, Luca Benini:
A high-performance multiported L2 memory IP for scalable three-dimensional integration. 3DIC 2013: 1-8 - [c16]Mohammad Reza Kakoee, Igor Loi, Luca Benini:
A shared-FPU architecture for ultra-low power MPSoCs. Conf. Computing Frontiers 2013: 3:1-3:8 - [c15]Erfan Azarkhish, Igor Loi, Luca Benini:
3D logarithmic interconnect: Stacking multiple L1 memory dies over multi-core clusters. NOCS 2013: 1-2 - 2012
- [j4]Mohammad Reza Kakoee, Igor Loi, Luca Benini:
Variation-Tolerant Architecture for Ultra Low Power Shared-L1 Processor Clusters. IEEE Trans. Circuits Syst. II Express Briefs 59-II(12): 927-931 (2012) - [c14]Mohammad Reza Kakoee, Igor Loi, Luca Benini:
A resilient architecture for low latency communication in shared-L1 processor clusters. DATE 2012: 887-892 - [c13]Christian Weis, Igor Loi, Luca Benini, Norbert Wehn:
An energy efficient DRAM subsystem for 3D integrated SoCs. DATE 2012: 1138-1141 - [c12]Giulia Beanato, Igor Loi, Giovanni De Micheli, Yusuf Leblebici, Luca Benini:
3D-LIN: A configurable low-latency interconnect for multi-core clusters with 3D stacked L1 memory. VLSI-SoC 2012: 30-35 - [c11]Giulia Beanato, Igor Loi, Giovanni De Micheli, Yusuf Leblebici, Luca Benini:
Configurable Low-Latency Interconnect for Multi-core Clusters. VLSI-SoC (Selected Papers) 2012: 107-124 - 2011
- [j3]Geert Van der Plas, Paresh Limaye, Igor Loi, Abdelkarim Mercha, Herman Oprins, Cristina Torregiani, Steven Thijs, Dimitri Linten, Michele Stucchi, Guruprasad Katti, Dimitrios Velenis, Vladimir Cherman, Bart Vandevelde, Veerle Simons, Ingrid De Wolf, Riet Labie, Dan Perry, Stephane Bronckers, Nikolaos Minas, Miro Cupac, Wouter Ruythooren, Jan Van Olmen, Alain Phommahaxay, Muriel de Potter de ten Broeck, Ann Opdebeeck, Michal Rakowski, Bart De Wachter, Morin Dehan, Marc Nelis, Rahul Agarwal, Antonio Pullini, Federico Angiolini, Luca Benini, Wim Dehaene, Youssef Travaly, Eric Beyne, Paul Marchal:
Design Issues and Considerations for Low-Cost 3-D TSV IC Technology. IEEE J. Solid State Circuits 46(1): 293-307 (2011) - [j2]Igor Loi, Federico Angiolini, Shinobu Fujita, Subhasish Mitra, Luca Benini:
Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(1): 124-134 (2011) - [c10]Christian Weis, Norbert Wehn, Igor Loi, Luca Benini:
Design space exploration for 3D-stacked DRAMs. DATE 2011: 389-394 - [c9]Abbas Rahimi, Igor Loi, Mohammad Reza Kakoee, Luca Benini:
A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters. DATE 2011: 491-496 - [c8]Ahmed Yasir Dogan, David Atienza, Andreas Burg, Igor Loi, Luca Benini:
Power/Performance Exploration of Single-core and Multi-core Processor Approaches for Biomedical Signal Processing. PATMOS 2011: 102-111 - 2010
- [c7]Igor Loi, Luca Benini:
An efficient distributed memory interface for many-core platform with 3D stacked DRAM. DATE 2010: 99-104 - [c6]Mohammad Reza Kakoee, Igor Loi, Luca Benini:
A new physical routing approach for robust bundled signaling on NoC links. ACM Great Lakes Symposium on VLSI 2010: 3-8 - [c5]Igor Loi, Pol Marchal, Antonio Pullini, Luca Benini:
3D NoCs - Unifying inter & intra chip communication. ISCAS 2010: 3337-3340
2000 – 2009
- 2009
- [c4]Igor Loi, Federico Angiolini, Luca Benini:
Synthesis of low-overhead configurable source routing tables for network interfaces. DATE 2009: 262-267 - 2008
- [c3]Igor Loi, Federico Angiolini, Luca Benini:
Developing Mesochronous Synchronizers to Enable 3D NoCs. DATE 2008: 1414-1419 - [c2]Igor Loi, Subhasish Mitra, Thomas H. Lee, Shinobu Fujita, Luca Benini:
A low-overhead fault tolerance scheme for TSV-based 3D network on chip links. ICCAD 2008: 598-602 - 2007
- [j1]Paolo Meloni, Igor Loi, Federico Angiolini, Salvatore Carta, Massimo Barbaro, Luigi Raffo, Luca Benini:
Area and Power Modeling for Networks-on-Chip with Layout Awareness. VLSI Design 2007: 50285:1-50285:12 (2007) - [c1]Igor Loi, Federico Angiolini, Luca Benini:
Supporting vertical links for 3D networks-on-chip: toward an automated design and analysis flow. Nano-Net 2007: 15
Coauthor Index
[j21] [i5] [j20] [c35] [i4] [c34] [j19] [j18] [j17] [j16] [c33] [c32] [c31] [j15] [j14] [j13] [j12] [j11] [j10] [i3] [j8] [c30] [c29] [c28] [c27] [c26] [i2] [i1] [j7] [c25] [c24] [c23] [c22] [c21] [c18] [j6] [j5] [c17] [c16] [c15] [j4] [c14] [c13] [c12] [c11] [j3] [j2] [c10] [c9] [c8] [c7] [c6] [c5] [c4] [c3] [c2] [j1] [c1]
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-10-07 22:08 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
