default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMES 2014: Minneapolis, MN, USA
- Masoud Daneshtalab, Masoumeh Ebrahimi, Maurizio Palesi, Federico Angiolini, Juha Plosila:
Proceedings of the 2nd International Workshop on Many-core Embedded Systems, MES'2014, in conjunction with the 41st International Symposium on Computer Architecture, ISCA'2014, Minneapolis, MN, USA, June 15, 2014. ACM 2014, ISBN 978-1-4503-2822-7 - Xuhao Chen, Shengzhao Wu, Li-Wen Chang, Wei-Sheng Huang, Carl Pearson
, Zhiying Wang, Wen-mei W. Hwu:
Adaptive Cache Bypass and Insertion for Many-core Accelerators. 1-8 - Hayder Al-Khalissi, Mladen Berekovic, Andrea Marongiu:
On the Relevance of Architectural Awareness for Efficient Fork/Join Support on Cluster-Based Manycores. 9-16 - Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Davide Patti:
A Low-resource and Scalable Strategy for Segment Partitioning of Many-core Nano Networks. 17-24 - Paolo Meloni, Giuseppe Tuveri, Luigi Raffo, Igor Loi, Francesco Conti:
A Stream Buffer Mechanism for Pervasive Splitting Transformations on Polyhedral Process Networks. 25-32 - Christian Pinto, Andrea Marongiu, Luca Benini:
A Virtualization Framework for IOMMU-less Many-Core Accelerators. 33-40 - Ehsan Atoofian:
Acceleration of Software Transactional Memory through Hardware Clock. 41-47 - Ismail Akturk, Özcan Özturk:
Adaptive Compute-phase Prediction and Thread Prioritization to Mitigate Memory Access Latency. 48-51 - Pooria M. Yaghini, Ashkan Eghbal, Nader Bagherzadeh:
A GALS Router for Asynchronous Network-on-Chip. 52-55 - David Watson, Ali Ahmadinia, Gordon Morison, Tom Buggy:
Hardware Threading Techniques for Multi-Threaded MPSoCs. 56-59 - Mohd Shahrizal Rusli, Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania, Muhammad N. Marsono:
A Closed Loop Control based Power Manager for WiNoC Architectures. 60-63 - Hassan Anwar, Syed M. A. H. Jafri, Sergei Dytckov, Masoud Daneshtalab, Masoumeh Ebrahimi, Ahmed Hemani, Juha Plosila, Giovanni Beltrame, Hannu Tenhunen:
Exploring Spiking Neural Network on Coarse-Grain Reconfigurable Architectures. 64-67
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-04-15 21:33 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
