"3D-LIN: A configurable low-latency interconnect for multi-core clusters ..."

Giulia Beanato et al. (2012)

> Home

Details and statistics

DOI: 10.1109/VLSI-SOC.2012.6379001

access: closed

type: Conference or Workshop Paper

metadata version: 2022-09-06

- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/BeanatoLMLB12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/BeanatoLMLB12
Giulia Beanato, Igor Loi, Giovanni De Micheli, Yusuf Leblebici, Luca Benini:
3D-LIN: A configurable low-latency interconnect for multi-core clusters with 3D stacked L1 memory. VLSI-SoC 2012: 30-35

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.