default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDDavide Zoni
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2024
[c39]Giuseppe Chiari
, Davide Galli, Francesco Lattari, Matteo Matteucci, Davide Zoni:
A Deep- Learning Technique to Locate Cryptographic Operations in Side-Channel Traces. DATE 2024: 1-6- [c38]Teo Vallone, Hayri Verner Hasou, Ernesto Colizzi, Sara Vinco, Davide Zoni:
A novel virtual prototyping methodology for timing-accurate simulation of AMS circuits. ISQED 2024: 1-8 - [i8]Giuseppe Chiari, Davide Galli, Francesco Lattari, Matteo Matteucci, Davide Zoni:
A Deep-Learning Technique to Locate Cryptographic Operations in Side-Channel Traces. CoRR abs/2402.19037 (2024) - [i7]Davide Zoni, Andrea Galimberti, Davide Galli:
An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research. CoRR abs/2407.17432 (2024) - [i6]Andrea Galimberti, Marco Vitali, Sebastiano Vittoria, Davide Zoni:
Functional ISS-Driven Verification of Superscalar RISC-V Processors. CoRR abs/2407.21192 (2024) - [i5]Andrea Galimberti, Michele Piccoli, Davide Zoni:
Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms. CoRR abs/2407.21367 (2024) - [i4]Davide Galli, Giuseppe Chiari, Davide Zoni:
Hound: Locating Cryptographic Primitives in Desynchronized Side-Channel Traces Using Deep-Learning. CoRR abs/2408.06296 (2024) - [i3]Davide Galli, Adriano Guarisco, William Fornaciari, Matteo Matteucci, Davide Zoni:
The Impact of Run-Time Variability on Side-Channel Attacks Targeting FPGAs. CoRR abs/2409.01881 (2024) - 2023
- [j23]Davide Zoni, Andrea Galimberti, William Fornaciari:
A Survey on Run-time Power Monitors at the Edge. ACM Comput. Surv. 55(14s): 325:1-325:33 (2023) - [c37]William Fornaciari, Giovanni Agosta, Daniele Cattaneo, Lev Denisov, Andrea Galimberti, Gabriele Magnani, Davide Zoni:
Hardware and Software Support for Mixed Precision Computing: a Roadmap for Embedded and HPC Systems. DATE 2023: 1-6 - [c36]Andrea Galimberti, Gabriele Montanaro, William Fornaciari, Davide Zoni:
An Evaluation of the State-Of-The-Art Software and Hardware Implementations of BIKE. PARMA-DITAM 2023: 4:1-4:12 - [c35]Michele Piccoli, Davide Zoni, William Fornaciari, Giuseppe Massari, Marco Cococcioni, Federico Rossi, Sergio Saponara, Emanuele Ruffaldi:
Dynamic Power Consumption of the Full Posit Processing Unit: Analysis and Experiments. PARMA-DITAM 2023: 6:1-6:11 - [c34]Andrea Galimberti, Gabriele Montanaro, Davide Zoni:
HLS-based acceleration of the BIKE post-quantum KEM on embedded-class heterogeneous SoCs. ICECS 2023: 1-4 - [c33]William Fornaciari, Federico Reghenzani, Giovanni Agosta, Davide Zoni, Andrea Galimberti, Francesco Conti, Yvan Tortorella, Emanuele Parisi, Francesco Barchi, Andrea Bartolini, Andrea Acquaviva, Daniele Gregori, Salvatore Cognetta, Carlo Ciancarelli, Antonio Leboffe, Paolo Serri, Alessio Burrello, Daniele Jahier Pagliari, Gianvito Urgese, Maurizio Martina, Guido Masera, Rosario Di Carlo, Antonio Sciarappa:
RISC-V Processor Technologies for Aerospace Applications in the ISOLDE Project. SAMOS 2023: 363-378 - 2022
- [j22]Davide Zoni, Andrea Galimberti:
Cost-effective fixed-point hardware support for RISC-V embedded systems. J. Syst. Archit. 126: 102476 (2022) - [j21]Nicolás Landeros Muñoz, Alejandro Valero, Ruben Gran Tejero, Davide Zoni:
Gated-CNN: Combating NBTI and HCI aging effects in on-chip activation memories of Convolutional Neural Network accelerators. J. Syst. Archit. 128: 102553 (2022) - [j20]Giovanni Agosta, Marco Aldinucci, Carlos Álvarez, Roberto Ammendola, Yasir Arfat, Olivier Beaumont, Massimo Bernaschi, Andrea Biagioni, Tommaso Boccali, Bérenger Bramas, Carlo Brandolese, Barbara Cantalupo, Mauro Carrozzo, Daniele Cattaneo, Alessandro Celestini, Massimo Celino, Iacopo Colonnelli, Paolo Cretaro, Pasqua D'Ambra, Marco Danelutto, Roberto Esposito, Lionel Eyraud-Dubois, Antonio Filgueras, William Fornaciari, Ottorino Frezza, Andrea Galimberti, Francesco Giacomini, Brice Goglin, Daniele Gregori, Abdou Guermouche, Francesco Iannone, Michal Kulczewski, Francesca Lo Cicero, Alessandro Lonardo, Alberto Riccardo Martinelli, Michele Martinelli, Xavier Martorell, Giuseppe Massari, Simone Montangero, Gianluca Mittone, Raymond Namyst, Ariel Oleksiak, Paolo Palazzari, Pier Stanislao Paolucci, Federico Reghenzani, Cristian Rossi, Sergio Saponara, Francesco Simula, Federico Terraneo, Samuel Thibault, Massimo Torquati, Matteo Turisini, Piero Vicini, Miquel Vidal, Davide Zoni, Giuseppe Zummo:
Towards EXtreme scale technologies and accelerators for euROhpc hw/Sw supercomputing applications for exascale: The TEXTAROSSA approach. Microprocess. Microsystems 95: 104679 (2022) - [j19]Andrea Galimberti, Gabriele Montanaro, Davide Zoni:
Efficient and Scalable FPGA Design of GF($2^m$2m) Inversion for Post-Quantum Cryptosystems. IEEE Trans. Computers 71(12): 3295-3307 (2022) - [j18]Davide Zoni, Luca Cremona, William Fornaciari:
Design of Side-Channel-Resistant Power Monitors. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(5): 1249-1263 (2022) - [c32]Andrea Galimberti, Davide Galli, Gabriele Montanaro, William Fornaciari, Davide Zoni:
On the use of hardware accelerators in QC-MDPC code-based cryptography. CF 2022: 193-194 - [c31]Andrea Galimberti, Davide Galli, Gabriele Montanaro, William Fornaciari, Davide Zoni:
FPGA implementation of BIKE for quantum-resistant TLS. DSD 2022: 539-547 - [c30]Gabriele Montanaro, Andrea Galimberti, Ernesto Colizzi, Davide Zoni:
Hardware-Software Co-Design of BIKE with HLS-Generated Accelerators. ICECS 2022 2022: 1-4 - [c29]Davide Galli, Andrea Galimberti, William Fornaciari, Davide Zoni:
On the Effectiveness of True Random Number Generators Implemented on FPGAs. SAMOS 2022: 315-326 - [i2]Gabriele Montanaro, Andrea Galimberti, Ernesto Colizzi, Davide Zoni:
Hardware-Software Co-Design of BIKE with HLS-Generated Accelerators. CoRR abs/2209.03830 (2022) - [i1]Andrea Galimberti, Gabriele Montanaro, William Fornaciari, Davide Zoni:
An Evaluation of the State-of-the-Art Software and Hardware Implementations of BIKE. CoRR abs/2212.10636 (2022) - 2021
- [j17]Davide Zoni, Andrea Galimberti, William Fornaciari:
An FPU design template to optimize the accuracy-efficiency-area trade-off. Sustain. Comput. Informatics Syst. 29(Part): 100450 (2021) - [j16]Luca Cremona, William Fornaciari, Davide Zoni:
Automatic identification and hardware implementation of a resource-constrained power model for embedded systems. Sustain. Comput. Informatics Syst. 29(Part): 100467 (2021) - [c28]Giovanni Agosta, Daniele Cattaneo, William Fornaciari, Andrea Galimberti, Giuseppe Massari, Federico Reghenzani, Federico Terraneo, Davide Zoni, Carlo Brandolese, Massimo Celino, Francesco Iannone, Paolo Palazzari, Giuseppe Zummo, Massimo Bernaschi, Pasqua D'Ambra, Sergio Saponara, Marco Danelutto, Massimo Torquati, Marco Aldinucci, Yasir Arfat, Barbara Cantalupo, Iacopo Colonnelli, Roberto Esposito, Alberto Riccardo Martinelli, Gianluca Mittone, Olivier Beaumont, Bérenger Bramas, Lionel Eyraud-Dubois, Brice Goglin, Abdou Guermouche, Raymond Namyst, Samuel Thibault, Antonio Filgueras, Miquel Vidal, Carlos Álvarez, Xavier Martorell, Ariel Oleksiak, Michal Kulczewski, Alessandro Lonardo, Piero Vicini, Francesca Lo Cicero, Francesco Simula, Andrea Biagioni, Paolo Cretaro, Ottorino Frezza, Pier Stanislao Paolucci, Matteo Turisini, Francesco Giacomini, Tommaso Boccali, Simone Montangero, Roberto Ammendola:
TEXTAROSSA: Towards EXtreme scale Technologies and Accelerators for euROhpc hw/Sw Supercomputing Applications for exascale. DSD 2021: 286-294 - 2020
- [j15]Davide Zoni, Andrea Galimberti, William Fornaciari:
Flexible and Scalable FPGA-Oriented Design of Multipliers for Large Binary Polynomials. IEEE Access 8: 75809-75821 (2020) - [j14]Davide Zoni, Andrea Galimberti, William Fornaciari:
Efficient and Scalable FPGA-Oriented Design of QC-LDPC Bit-Flipping Decoders for Post-Quantum Cryptography. IEEE Access 8: 163419-163433 (2020) - [j13]Davide Zoni, Luca Cremona, William Fornaciari:
All-Digital Energy-Constrained Controller for General-Purpose Accelerators and CPUs. IEEE Embed. Syst. Lett. 12(1): 17-20 (2020) - [j12]Davide Zoni, Luca Cremona, William Fornaciari:
All-Digital Control-Theoretic Scheme to Optimize Energy Budget and Allocation in Multi-Cores. IEEE Trans. Computers 69(5): 706-721 (2020) - [j11]Alessandro Barenghi, William Fornaciari, Gerardo Pelosi, Davide Zoni:
Scramble Suit: A Profile Differentiation Countermeasure to Prevent Template Attacks. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(9): 1778-1791 (2020) - [c27]Alessandro Barenghi, Matteo Brevi, William Fornaciari, Gerardo Pelosi, Davide Zoni:
Integrating Side Channel Security in the FPGA Hardware Design Flow. COSADE 2020: 275-290 - [c26]Luca Cremona, William Fornaciari, Andrea Galimberti, Andrea Romanoni, Davide Zoni:
VGM-Bench: FPU Benchmark Suite for Computer Vision, Computer Graphics and Machine Learning Applications. SAMOS 2020: 323-335
2010 – 2019
- 2019
- [c25]Alessandro Barenghi, William Fornaciari, Andrea Galimberti, Gerardo Pelosi, Davide Zoni:
Evaluating the Trade-offs in the Hardware Design of the LEDAcrypt Encryption Functions. ICECS 2019: 739-742 - [c24]Tamer Ahmed Eltaras, William Fornaciari, Davide Zoni:
Partial Packet Forwarding to Improve Performance in Fully Adaptive Routing for Cache-Coherent NoCs. PDP 2019: 33-40 - [c23]Davide Zoni:
Analysis and countermeasures to side-channel attacks: a hardware design perspective. ReCoSoC 2019: 1-4 - 2018
- [j10]José Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Carlo Brandolese, Etienne Cappe, Alessandro Cilardo, Leon Dragic, Alexandre Dray, Alen Duspara, William Fornaciari, Edoardo Fusella, Mirko Gagliardi, Gerald Guillaume, Daniel Hofman, Ynse Hoornenborg, Arman Iranfar, Mario Kovac, Davide Zoni:
Exploring manycore architectures for next-generation HPC systems through the MANGO approach. Microprocess. Microsystems 61: 154-170 (2018) - [j9]Davide Zoni, Luca Cremona, Alessandro Cilardo, Mirko Gagliardi, William Fornaciari:
PowerTap: All-digital power meter modeling for run-time power monitoring. Microprocess. Microsystems 63: 128-139 (2018) - [j8]Davide Zoni, Luca Colombo, William Fornaciari:
DarkCache: Energy-Performance Optimization of Tiled Multi-Cores by Adaptively Power-Gating LLC Banks. ACM Trans. Archit. Code Optim. 15(2): 21:1-21:26 (2018) - [j7]Davide Zoni, Alessandro Barenghi, Gerardo Pelosi, William Fornaciari:
A Comprehensive Side-Channel Information Leakage Analysis of an In-Order RISC CPU Microarchitecture. ACM Trans. Design Autom. Electr. Syst. 23(5): 57:1-57:30 (2018) - [c22]Giuseppe Massari, Federico Terraneo, Michele Zanella, Davide Zoni:
Towards Fine-Grained DVFS in Embedded Multi-core CPUs. ARCS 2018: 239-251 - [c21]Davide Zoni, Luca Cremona, William Fornaciari:
PowerProbe: Run-time power modeling through automatic RTL instrumentation. DATE 2018: 743-748 - [c20]Michail Noltsis, Panayiotis Englezakis, Eleni Maragkoudaki, Chrysostomos Nicopoulos, Dimitrios Rodopoulos, Francky Catthoor, Yiannakis Sazeides, Davide Zoni, Dimitrios Soudris:
Fast Estimations of Failure Probability Over Long Time Spans. NANOARCH 2018: 1-6 - [c19]William Fornaciari, Giovanni Agosta, David Atienza, Carlo Brandolese, Leila Cammoun, Luca Cremona, Alessandro Cilardo, Albert Farrés, José Flich, Carles Hernández, Michal Kulchewski, Simone Libutti, José Maria Martínez, Giuseppe Massari, Ariel Oleksiak, Anna Pupykina, Federico Reghenzani, Rafael Tornero, Michele Zanella, Marina Zapater, Davide Zoni:
Reliable power and time-constraints-aware predictive management of heterogeneous exascale systems. SAMOS 2018: 187-194 - 2017
- [j6]Davide Zoni, Andrea Canidio, William Fornaciari, Panayiotis Englezakis, Chrysostomos Nicopoulos, Yiannakis Sazeides:
BlackOut: Enabling fine-grained power gating of buffers in Network-on-Chip routers. J. Parallel Distributed Comput. 104: 130-145 (2017) - [j5]Kim Grüttner, Ralph Görgen, Sören Schreiner, Fernando Herrera, Pablo Peñil, Julio L. Medina, Eugenio Villar, Gianluca Palermo, William Fornaciari, Carlo Brandolese, Davide Gadioli, Emanuele Vitali, Davide Zoni, Sara Bocchio, Luca Ceva, Paolo Azzoni, Massimo Poncino, Sara Vinco, Enrico Macii, Salvatore Cusenza, John M. Favaro, Raúl Valencia, Ingo Sander, Kathrin Rosvall, Nima Khalilzad, Davide Quaglia:
CONTREX: Design of embedded mixed-criticality CONTRol systems under consideration of EXtra-functional properties. Microprocess. Microsystems 51: 39-55 (2017) - [c18]José Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Carlo Brandolese, Etienne Cappe, Alessandro Cilardo, Leon Dragic, Alexandre Dray, Alen Duspara, William Fornaciari, Gerald Guillaume, Ynse Hoornenborg, Arman Iranfar, Mario Kovac, Simone Libutti, Bruno Maitre, José Maria Martínez, Giuseppe Massari, Hrvoje Mlinaric, Ermis Papastefanakis, Tomás Picornell, Igor Piljic, Anna Pupykina, Federico Reghenzani, Isabelle Staub, Rafael Tornero, Marina Zapater, Davide Zoni:
MANGO: Exploring Manycore Architectures for Next-GeneratiOn HPC Systems. DSD 2017: 478-485 - [c17]Luca Cremona, William Fornaciari, Andrea Marchese, Michele Zanella, Davide Zoni:
DENA: A DVFS-Capable Heterogeneous NoC Architecture. ISVLSI 2017: 489-494 - 2016
- [j4]Davide Zoni, José Flich, William Fornaciari:
CUTBUF: Buffer Management and Router Design for Traffic Mixing in VNET-Based NoCs. IEEE Trans. Parallel Distributed Syst. 27(6): 1603-1616 (2016) - [j3]Davide Zoni, Federico Terraneo, William Fornaciari:
A DVFS Cycle Accurate Simulation Framework with Asynchronous NoC Design for Power-Performance Optimizations. J. Signal Process. Syst. 83(3): 357-371 (2016) - [c16]José Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Carlo Brandolese, Alessandro Cilardo, William Fornaciari, Ynse Hoornenborg, Mario Kovac, Bruno Maitre, Giuseppe Massari, Hrvoje Mlinaric, Ermis Papastefanakis, Fabrice Roudet, Rafael Tornero, Davide Zoni:
Enabling HPC for QoS-sensitive applications: The MANGO approach. DATE 2016: 702-707 - 2015
- [j2]Davide Zoni, William Fornaciari:
Modeling DVFS and Power-Gating Actuators for Cycle-Accurate NoC-Based Simulators. ACM J. Emerg. Technol. Comput. Syst. 12(3): 27:1-27:24 (2015) - [j1]Davide Zoni, Federico Terraneo, William Fornaciari:
A control-based methodology for power-performance optimization in NoCs exploiting DVFS. J. Syst. Archit. 61(5-6): 197-209 (2015) - [c15]José Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Alessandro Cilardo, William Fornaciari, Mario Kovac, Fabrice Roudet, Davide Zoni:
The MANGO FET-HPC Project: An Overview. CSE 2015: 351-354 - [c14]Davide Zoni, Luca Borghese, Giuseppe Massari, Simone Libutti, William Fornaciari:
TEST: Assessing NoC Policies Facing Aging and Leakage Power. DSD 2015: 606-613 - [c13]Federico Terraneo, Davide Zoni, William Fornaciari:
An accurate simulation framework for thermal explorations and optimizations. RAPIDO@HiPEAC 2015: 5:1-5:6 - 2014
- [b1]Davide Zoni:
Exploring power reliability and performance aspects in on-chip networks for multi-cores. Polytechnic University of Milan, Italy, 2014 - 2013
- [c12]Davide Zoni, William Fornaciari:
Sensor-wise methodology to face NBTI stress of NoC buffers. DATE 2013: 1038-1043 - [c11]Davide Zoni, William Fornaciari:
NBTI-aware design of NoC buffers. INA-OCMC@HiPEAC 2013: 25-28 - [c10]Federico Terraneo, Davide Zoni, William Fornaciari:
A cycle accurate simulation framework for asynchronous NoC design. ISSoC 2013: 1-8 - [c9]Davide Zoni, José Flich, William Fornaciari:
Adaptive routing and Dynamic Frequency Scaling for NoC power-performance optimizations. PATMOS 2013: 231-234 - [c8]Davide Zoni, Federico Terraneo, William Fornaciari:
An analytical, dynamic, power-performance router model for run-time NoC optimizations. SoCC 2013: 290-295 - 2012
- [c7]Davide Zoni, Patrick Bellasi, William Fornaciari:
A Low-Overhead Heuristic for Mixed Workload Resource Partitioning in Cluster-Based Architectures. ARCS 2012: 86-97 - [c6]Andrea Sansottera, Davide Zoni, Paolo Cremonesi, William Fornaciari:
Consolidation of multi-tier workloads with performance and reliability constraints. HPCS 2012: 74-83 - [c5]Davide Zoni, Simone Corbetta, William Fornaciari:
HANDS: heterogeneous architectures and networks-on-chip design and simulation. ISLPED 2012: 261-266 - [c4]Davide Zoni, Simone Corbetta, William Fornaciari:
Thermal/performance trade-off in network-on-chip architectures. ISSoC 2012: 1-8 - [c3]Simone Corbetta, Davide Zoni, William Fornaciari:
A Temperature and Reliability Oriented Simulation Framework for Multi-core Architectures. ISVLSI 2012: 51-56 - [c2]Carlo Brandolese, William Fornaciari, Luigi Rucco, Davide Zoni:
Towards energy-efficient functional configuration in WSNs. PDeS 2012: 37-42 - [c1]Davide Zoni, William Fornaciari:
A sensor-less NBTI mitigation methodology for NoC architectures. SoCC 2012: 340-345
Coauthor Index
[i3] [j23] [c37] [c36] [c35] [c33] [j20] [j18] [c32] [c31] [c29] [i1] [j17] [j16] [c28] [j15] [j14] [j13] [j12] [j11] [c27] [c26] [c25] [c24] [j10] [j9] [j8] [j7] [c21] [c19] [j6] [j5] [c18] [c17] [j4] [j3] [c16] [j2] [j1] [c15] [c14] [c13] [c12] [c11] [c10] [c9] [c8] [c7] [c6] [c5] [c4] [c3] [c2] [c1]
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-10-07 22:12 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
