default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMario Kovac
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
[j7]Vedran Dakic
, Mario Kovac, Igor Videc:
High-Performance Computing Storage Performance and Design Patterns - Btrfs and ZFS Performance for Different Use Cases. Comput. 13(6): 139 (2024)- 2023
- [j6]Mate Kovac, Leon Dragic, Branimir Malnar, Francesco Minervini, Oscar Palomar, Carlos Rojas, Mauro Olivieri, Josip Knezovic, Mario Kovac:
FAUST: Design and implementation of a pipelined RISC-V vector floating-point unit. Microprocess. Microsystems 97: 104762 (2023) - [j5]Francesco Minervini, Oscar Palomar, Osman S. Unsal, Enrico Reggiani, Josue V. Quiroga, Joan Marimon, Carlos Rojas, Roger Figueras, Abraham Ruiz, Alberto González, Jonnatan Mendoza, Iván Vargas, César Hernández, Joan Cabre, Lina Khoirunisya, Mustapha Bouhali, Julian Pavon, Francesc Moll, Mauro Olivieri, Mario Kovac, Mate Kovac, Leon Dragic, Mateo Valero, Adrián Cristal:
Vitruvius+: An Area-Efficient RISC-V Decoupled Vector Coprocessor for High Performance Computing Applications. ACM Trans. Archit. Code Optim. 20(2): 28:1-28:25 (2023)
2010 – 2019
- 2019
- [c20]Mario Kovac:
European processor initiative: the industrial cornerstone of EuroHPC for exascale era. CF 2019: 319 - [c19]Igor Piljic, Leon Dragic, Alen Duspara, Mate Cobrnic, Hrvoje Mlinaric, Mario Kovac:
Bolt65 - performance-optimized HEVC HW/SW suite for Just-in-Time video processing. MIPRO 2019: 966-970 - [c18]Mate Cobrnic, Alen Duspara, Leon Dragic, Igor Piljic, Hrvoje Mlinaric, Mario Kovac:
An Area Efficient and Reusable HEVC 1D-DCT Hardware Accelerator. PPAM (1) 2019: 199-208 - 2018
- [j4]José Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Carlo Brandolese, Etienne Cappe, Alessandro Cilardo, Leon Dragic, Alexandre Dray, Alen Duspara, William Fornaciari, Edoardo Fusella, Mirko Gagliardi, Gerald Guillaume, Daniel Hofman, Ynse Hoornenborg, Arman Iranfar, Mario Kovac, Davide Zoni:
Exploring manycore architectures for next-generation HPC systems through the MANGO approach. Microprocess. Microsystems 61: 154-170 (2018) - [c17]Arman Iranfar, Ali Pahlevan, Marina Zapater, Martin Zagar, Mario Kovac, David Atienza:
Online efficient bio-medical video transcoding on MPSoCs through content-aware workload allocation. DATE 2018: 949-954 - 2017
- [c16]José Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Carlo Brandolese, Etienne Cappe, Alessandro Cilardo, Leon Dragic, Alexandre Dray, Alen Duspara, William Fornaciari, Gerald Guillaume, Ynse Hoornenborg, Arman Iranfar, Mario Kovac, Simone Libutti, Bruno Maitre, José Maria Martínez, Giuseppe Massari, Hrvoje Mlinaric, Ermis Papastefanakis, Tomás Picornell, Igor Piljic, Anna Pupykina, Federico Reghenzani, Isabelle Staub, Rafael Tornero, Marina Zapater, Davide Zoni:
MANGO: Exploring Manycore Architectures for Next-GeneratiOn HPC Systems. DSD 2017: 478-485 - [c15]José Flich, Alessandro Cilardo, Mario Kovaç, Rafael Tornero, Mirko Gagliardi, Edoardo Fusella, José Maria Martínez, Tomás Picornell:
Deeply Heterogeneous Many-Accelerator Infrastructure for HPC Architecture Exploration. PARCO 2017: 381-389 - [c14]Arman Iranfar, Federico Terraneo, William Andrew Simon, Leon Dragic, Igor Piljic, Marina Zapater, William Fornaciari, Mario Kovac, David Atienza:
Thermal characterization of next-generation workloads on heterogeneous MPSoCs. SAMOS 2017: 286-291 - 2016
- [c13]José Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Carlo Brandolese, Alessandro Cilardo, William Fornaciari, Ynse Hoornenborg, Mario Kovac, Bruno Maitre, Giuseppe Massari, Hrvoje Mlinaric, Ermis Papastefanakis, Fabrice Roudet, Rafael Tornero, Davide Zoni:
Enabling HPC for QoS-sensitive applications: The MANGO approach. DATE 2016: 702-707 - 2015
- [c12]José Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Alessandro Cilardo, William Fornaciari, Mario Kovac, Fabrice Roudet, Davide Zoni:
The MANGO FET-HPC Project: An Overview. CSE 2015: 351-354 - [c11]Martin Zagar, Nikolina Frid, Josip Knezovic, Daniel Hofman, Mario Kovac, Vlado Sruk, Hrvoje Mlinaric:
Work in progress: Embedded computer engineering learning platform capabilities. EDUCON 2015: 751-753 - 2014
- [j3]Mario Kovac:
E-Health Demystified: An E-Government Showcase. Computer 47(10): 34-42 (2014) - [c10]Leon Dragic, Daniel Hofman, Mario Kovac, Martin Zagar, Josip Knezovic:
Power consumption and bandwidth savings with video transcoding to mobile device-specific spatial resolution. CSNDSP 2014: 348-352 - [c9]Martin Zagar, Nikolina Frid, Josip Knezovic, Daniel Hofman, Mario Kovac, Vlado Sruk, Hrvoje Mlinaric:
Unified, multiple target, computer engineering learning platform. EDUCON 2014: 926-929 - [c8]Nikolina Frid, Vlado Sruk, Hrvoje Mlinaric, Mario Kovac:
Computer Engineering Laboratory Course: E2LP Platform Experience. E2LP@FedCSIS 2014: 5-8
2000 – 2009
- 2006
- [c7]Hrvoje Mlinaric, Mario Kovac, Josip Knezovic:
Application of Dynamically Reconfigurable Processors in Digital Signal Processing. SIGMAP 2006: 343-346
1990 – 1999
- 1998
- [c6]Davor Runje, Mario Kovac:
Universal Strong Encryption FPGA Core Implementation. DATE 1998: 923-924 - 1995
- [j2]Mario Kovac, N. Ranganathan:
JAGUAR: a fully pipelined VLSI architecture for JPEG image compression standard. Proc. IEEE 83(2): 247-258 (1995) - [c5]Mario Kovac, N. Ranganathan, Martin Zagar:
A prototype VLSI chip architecture for JPEG image compression. ED&TC 1995: 2-6 - [c4]Mario Kovac, N. Ranganathan:
JAGUAR: a high speed VLSI chip for JPEG image compression standard. VLSI Design 1995: 220-224 - 1994
- [c3]Mario Kovac, N. Ranganathan:
ACE: A VLSI Chip for Galois Field GF (2m) Based Exponentiation. VLSI Design 1994: 291-296 - 1993
- [j1]Mario Kovac, N. Ranganathan, M. Varanasi:
SIGMA: a VLSI systolic array implementation of a Galois field GF(2 m) based multiplication and division algorithm. IEEE Trans. Very Large Scale Integr. Syst. 1(1): 22-30 (1993) - [c2]Mario Kovac, N. Ranganathan, M. Varanasi:
SIGMA: A VLSI Chip for Galois Field GF(2m) Based Multiplication and Division. VLSI Design 1993: 25-30 - 1992
- [c1]Mario Kovac, N. Ranganathan, M. Varanasi:
A Systolic Algorithm and Architecture for Galois Field Arithmetic. IPPS 1992: 283-288
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-10-07 22:13 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
