default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDVLSI Design, Volume 10
Volume 10, Number 1, 1999
- Jun-Dong Cho:
Preface. - Dirk Stroobandt, Jan Van Campenhout
:
Accurate Interconnection Length Estimations for Predictions Early in the Design Cycle. 1-20 - Andrew B. Kahng, Sudhakar Muddu, Egino Sarto:
Tuning Strategies for Global Interconnects in High-Performance Deep-Submicron ICs. 21-34 - Malgorzata Chrzanowska-Jeske, Yang Xu, Marek A. Perkowski:
Logic Synthesis for a Regular Layout. 35-55 - Maogang Wang, Prithviraj Banerjee, Majid Sarrafzadeh:
Placement with Incomplete Data. 57-70 - Jin Xu, Pei-Ning Guo, Chung-Kuan Cheng:
Empirical Study of Block Placement by Cluster Refinement. 71-86 - S.-H. Nam, J. D. Cho, D. Wagner:
Lower-Power and Min-Crosstalk Channel Routing for Deep-Submicron Layout Design. 87-97 - Charles J. Alpert, Andrew E. Caldwell, Tony F. Chan, Dennis J.-H. Huang, Andrew B. Kahng, Igor L. Markov, M. S. Moroz:
Analytical Engines are Unnecessary in Top-down Partitioning-based Placement. 99-116 - Wonjong Kim, Hyunchul Shin:
Hierarchy Restructuring for Hierarchical LVS Comparison. 117-125
Volume 10, Number 2, 1999
- Albrecht P. Stroele:
Signature Analysis for Test Responses of Sequential Circuits. 127-141 - Wen-Jer Wu, Chuan Yi Tang:
Automatic Test Timing Assignment for RAMs Using Linear Programming. 143-153 - Jin-Tai Yan:
Routability Crossing Distribution and Floating Pin Assignment for T-type Junction Region. 155-167 - Jin-Tai Yan:
An ILP Formulation for Minimizing the Number of Feedthrough Cells in a Standard Cell Placement. 169-176 - Kostas Masselos, Panagiotis Merakos, Thanos Stouraitis, Constantinos E. Goutis:
Computation Reordering: A Novel Transformation for Low Power DSP Synthesis. 177-202 - Lizy Kurian John:
Memory Chips with Adjustable Configurations. 203-215 - Peter J. Ashenden, Philip A. Wilsey:
Principles for Language Extensions to VHDL to Support High-Level Modeling. 217-235 - Edward Y. C. Cheng, Sartaj Sahni:
A Fast Algorithm for Performance-Driven Module Implementation Selection. 237-247
Volume 10, Number 3, 2000
- Jack Jean, Sanjaya Kumar:
Guest Editorial. - Zhen Luo, Margaret Martonosi, Pranav Ashar:
An Edge-endpoint-based Configurable Hardware Architecture for VLSI Layout Design Rule Checking. 249-263 - Brian Schott, Stephen P. Crago, Robert Parker, Chen H. Chen, Lauretta C. Carter, Joseph Czarnaski, Matthew French, Ivan Hom, Tam Tho, Terri Valenti:
Reconfigurable Architectures for System Level Applications of Adaptive Computing. 265-279 - Ted Bapty, Sandeep Neema, Jason Scott, Janos Sztipanovits, Sameh W. Asaad:
Model-integrated Tools for the Design of Dynamically Reconfigurable Systems. 281-306 - Marco Aurélio de Figueiredo, Clay S. Gloster Jr., Mark A. Stephens, Corey A. Graves, Mouna Nakkar:
Implementation of Multispectral Image Classification on a Remote Adaptive Computer. 307-319 - Chi-Feng Wu, Cheng-Wen Wu:
Testing and Diagnosing Dynamic Reconfigurable FPGA. 321-333
Volume 10, Number 4, 2000
- Carl L. Gardner:
Guest Editorial. - Angelo Marcello Anile, Orazio Muscato, Vittorio Romano:
Moment Equations with Maximum Entropy Closure for Carrier Transport in Semiconductor Devices: Validation in Bulk Silicon. 335-354 - W. Batty, A. J. Panks, R. G. Johnson, Christopher M. Snowden:
Electro-thermal Modelling of Monolithic and Hybrid Microwave and Millimeter Wave IC's. 355-389 - Advanced Numerical Methods and Software Approaches for Semiconductor Device Simulation. 391-414
- Carl L. Gardner, Christian A. Ringhofer:
The Chapman-Enskog Expansion and the Quantum Hydrodynamic Model for Semiconductor Devices. 415-435 - Warren J. Gross, Dragica Vasileska, David K. Ferry:
3D Simulations of Ultra-small MOSFETs with Real-space Treatment of the Electron - Electron and Electron-ion Interactions. 437-452 - Joseph W. Jerome:
Analytical and Computational Advances for Hydrodynamic Models of Classical and Quantum Charge Transport. 453-466 - Susanna Reggiani, Marina Valdinoci, Luigi Colalongo, Massimo Rudan, Giorgio Baccarani:
An Analytical, Temperature-dependent Model for Majority- and Minority-carrier Mobility in Silicon Devices. 467-483 - Donald J. Rose, Hai Shao, Craig S. Henriquez:
Discretization of Anisotropic Convection-diffusion Equations, Convective M-matrices and their Iterative Solution. 485-529
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-22 19:43 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
