"Logic Synthesis for a Regular Layout."

Malgorzata Chrzanowska-Jeske, Yang Xu, Marek A. Perkowski (1999)

> Home

Details and statistics

DOI: 10.1155/1999/85272

access: open

type: Journal Article

metadata version: 2023-05-08

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/Chrzanowska-Jeske99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/Chrzanowska-Jeske99
Malgorzata Chrzanowska-Jeske, Yang Xu, Marek A. Perkowski:
Logic Synthesis for a Regular Layout. VLSI Design 10(1): 35-55 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.