default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID8th NOCS 2014: Ferrara, Italy
- Davide Bertozzi, Luca Benini, Sudhakar Yalamanchili, Jörg Henkel:
Eighth IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014, Ferrara, Italy, September 17-19, 2014. IEEE 2014, ISBN 978-1-4799-5347-9
Keynotes
- Mark A. Anders:
High-performance energy-efficient NoC fabrics: Evolution and future challenges. i - Steve B. Furber
:
SpinNNaker: The world's biggest NoC. ii
NoC Architecture I
- Tushar Krishna, Li-Shiuan Peh:
Single-cycle collective communication over a shared network fabric. 1-8 - Hanjoon Kim, Changhyun Kim, Miri Kim, Kanghee Won, John Kim:
Extending bufferless on-chip networks to high-throughput workloads. 9-16
NoC Architecture II
- Yuankun Xue, Zhiliang Qian, Guopeng Wei, Paul Bogdan, Chi-Ying Tsui, Radu Marculescu:
An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms. 17-24 - Miguel Gorgues, Dong Xiang, José Flich, Zhigang Yu, José Duato:
Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm. 25-32 - Eberle A. Rambo, Alexander Tschiene, Jonas Diemer, Leonie Ahrendts, Rolf Ernst:
FMEA-based analysis of a Network-on-Chip for mixed-critical systems. 33-40
Modeling and Analysis
- Wenbo Dai, Natalie D. Enright Jerger:
Sampling-based approaches to accelerate network-on-chip simulation. 41-48 - Gaoming Du, Miao Li, Zhonghai Lu, Minglun Gao, Chunhua Wang:
An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs. 49-56 - David Ohmann, Erik Fischer, Gerhard P. Fettweis:
Transient queuing models for input-buffered routers in Network-on-Chip. 57-63 - Zhonghai Lu, Yuan Yao, Yuming Jiang:
Towards stochastic delay bound analysis for Network-on-Chip. 64-71
Optical NoCs
- Marco Balboni, Marta Ortín-Obón, Alessandro Capotondi, Hervé Tatenguem Fankem, Alberto Ghiribaldi, Luca Ramini, Víctor Viñals, Andrea Marongiu, Davide Bertozzi:
Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain. 72-79 - Parisa Khadem Hamedani, Natalie D. Enright Jerger, Shaahin Hessabi:
QuT: A low-power optical Network-on-Chip. 80-87 - Chao Chen, Tiansheng Zhang, Pietro Contu, Jonathan Klamkin, Ayse K. Coskun, Ajay Joshi:
Sharing and placement of on-chip laser sources in silicon-photonic NoCs. 88-95
Low Power NoCs
- George Michelogiannakis, John Shalf:
Variable-width datapath for on-chip network static power reduction. 96-103 - Mark Buckler, Arpan Vaidya, Xiaobin Liu, Wayne P. Burleson:
Dynamic synchronizer flip-flop performance in FinFET technologies. 104-110 - Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu, Tadao Nakamura:
Design of a low power NoC router using Marching Memory Through type. 111-118 - Syed Minhaj Hassan, Sudhakar Yalamanchili:
Bubble sharing: Area and energy efficient adaptive routers using centralized buffers. 119-126
Fault Tolerance and Reliability
- Rawan Abdel-Khalek, Valeria Bertacco:
DiAMOND: Distributed alteration of messages for on-chip network debug. 127-134 - I. Seitanidis, Anastasios Psarras, Emmanouil Kalligeros, Chrysostomos Nicopoulos, Giorgos Dimitrakopoulos:
ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture. 135-142
NoC Architecture III
- Prasanna Venkatesh Rengasamy, Madhu Mutyam:
Using packet information for efficient communication in NoCs. 143-150 - I. Kotleas, D. Humphreys, Rasmus Bo Sørensen, Evangelia Kasapaki, Florian Brandner, Jens Sparsø:
A loosely synchronizing asynchronous router for TDM-scheduled NOCs. 151-158 - José V. Escamilla, José Flich, Pedro Javier García:
ICARO: Congestion isolation in networks-on-chip. 159-166
Special Session on "Silicon Photonic Interconnects: an Illusion or a Realistic Solution?"
- Jiang Xu, Sébastien Le Beux, Yvain Thonnart:
Introduction to the special session on "Silicon photonic interconnects: an illusion or a realistic solution?". 167 - Yvain Thonnart, Mounir Zid:
Technology assessment of silicon interposers for manycore SoCs: Active, passive, or optical? 168-169 - Luca Ramini, Hervé Tatenguem Fankem, Alberto Ghiribaldi, Paolo Grani, Marta Ortín-Obón, Anja Boos, Sandro Bartolini:
Towards compelling cases for the viability of silicon-nanophotonic technology in future manycore systems. 170-171 - Mahdi Nikdast, Luan H. K. Duong, Jiang Xu, Sébastien Le Beux, Xiaowen Wu, Zhehui Wang, Peng Yang, Yaoyao Ye:
CLAP: a crosstalk and loss analysis platform for optical interconnects. 172-173
Special Session on "Interconnect Enhances Architecture: Evolution of Wireless NoC from Planar to 3D"
- Radu Marculescu, Partha Pratim Pande, Deuk Hyoun Heo, Hiroki Matsutani:
Introduction to the special session on "Interconnect enhances architecture: Evolution of wireless NoC from planar to 3D". 174-175
Posters
- Shalimar Rasheed, Paul V. Gratz, Srinivas Shakkottai, Jiang Hu:
STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip. 176-177 - Costas Iordanou, Vassos Soteriou, Konstantinos Aisopos, Elena Kakoulli:
Hermes: Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips. 178-179 - Sergi Abadal, Raul Martinez, Eduard Alarcón, Albert Cabellos-Aparicio:
Scalability-oriented multicast traffic characterization. 180-181 - Eren Unlu, Mohamad Hamieh, Christophe Moy, Myriam Ariaudo, Yves Louët, Frederic Drillet, Alexandre Briere, Lounis Zerioul, Julien Denoulet, Andréa Pinna, Bertrand Granado, François Pêcheux, Cedric Duperrier, Sébastien Quintanel, Olivier Romain, Emmanuelle Bourdel:
An OFDMA based RF interconnect for massive multi-core processors. 182-183 - Manoj Kumar, Vijay Laxmi, Manoj Singh Gaur, Masoud Daneshtalab, Pankaj Kumar Srivastava, Seok-Bum Ko, Mark Zwolinski:
A novel non-minimal/minimal turn model for highly adaptive routing in 2D NoCs. 184-185 - Antonis Psathakis, Vassilis Papaefstathiou, Manolis Katevenis, Dionisios N. Pnevmatikatos:
Design trade-offs in energy efficient NoC architectures. 186-187 - Sayak Ray, Sharad Malik:
Effective abstraction for response proof of communication fabrics. 188-189 - Ernesto Villegas Castillo, Gabriele Miorandi, Jiang Chau Wang:
DyAFNoC: Characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm. 190-191 - Ryan Gary Kim, Jacob Murray, Paul Wettin, Partha Pratim Pande, Behrooz A. Shirazi:
An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS. 192-193
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-03-29 00:06 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
