default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDCDES 2010: Las Vegas, Nevada, USA
- Hamid R. Arabnia, Ashu M. G. Solo:
Proceedings of the 2010 International Conference on Computer Design, CDES 2010, July 12-15, 2010, Las Vegas Nevada, USA. CSREA Press 2010, ISBN 1-60132-135-X
Algorithms, Logic, Circuit/Hardware Design, and Tools
- Christina Smith, Scott Smith:
Comparison of NULL Convention Booth2 Multipliers. CDES 2010: 3-9 - Calvin Chiem, Hussain Al-Asaad:
A Comparison of NMOS to PMOS Starved Buffer Implementations for the Delay Line in a PWM DC-DC Converters. CDES 2010: 10-16 - Hussain Al-Asaad:
Time-Redundant Logic-Level Protection Mechanisms from Soft Errors in Digital Systems. CDES 2010: 17-21 - Xiaopeng Li, Wei Sun, Hui Ma, Bangchun Wen:
Planning and Designing Model of the Synthesized Design Method. CDES 2010: 22-25 - Nader Barsoum:
Application on Programming The PIC Controller For a Sensitive Motor Speed. CDES 2010: 26-32 - Byoung Hong Lim, Inhyuk Kim, Young Ik Eom:
The Design and Implementation of Partial Virtual Machine for Device Driver Fault Isolation. CDES 2010: 33-39 - Nahid Mirzaie, Seyyed Javad Seyyed Mahdavi, Karim Mohammadi:
Evolving More Testable Digital Combinational Circuits. CDES 2010: 40-45 - M. Sharifi, M. Hamedanian, M. Naghizadeh:
Real Time Redundancy Study of a Exponential Time Dependent Model. CDES 2010: 46-54
Power Analysis and Energy
- Richard F. Hobson:
A Low-Power, Pulsed Domino CMOS 64-bit Adder. CDES 2010: 55-60 - Savithra Eratne, Claudia Romo, Eugene John:
Leakage Power Analysis of Multi-bit Adders Using Transistor Gate Length Increase. CDES 2010: 61-66
HPC and Design Issues + FPGA + Embedded Systems
- Scott C. Smith, David Roclin, Jia Di:
Delay-Insensitive Cell Matrix. CDES 2010: 67-73 - Freddy Bolanos, Jose Edison Aedo, Fredy Rivera:
System - Level Partitioning for Embedded Systems Design Using Population - Based Incremental Learning. CDES 2010: 74-80 - Takanori Matsuzaki, Nozomu Urashima, Makoto Amamiya:
Thread Control Mechanism for Multithreading Processor. CDES 2010: 81-87 - Srinivasa Vemuru, Sravani Kristem, Mohammed Y. Niamat:
Built-In Self-Test Circuit Optimization for Embedded Cores. CDES 2010: 88-92 - Dayah Iman, Nikrouz Faroughi:
A Pipelined Salsal20 Encryption Hardware Accelerator. CDES 2010: 93-97 - Jong-Myon Kim, Yongmin Kim, Cheol Hong Kim:
Performance Evaluation of Multimedia Extensions on Variable Many-Core Processors. CDES 2010: 98-104 - Savithra Eratne, Claudia Romo, Eugene John, Byeong Kil Lee:
Leakage and Access Time Tradeoffs for Cache in High Performance Microprocessors. CDES 2010: 105-108 - Hanuman Kumar Vudata, SeethaRamaiah P.:
An FPGA Based Digital Speech Processor for Auditory Prosthesis. CDES 2010: 109-116
Novel Applications/Algorithms + Tools
- Jaehwan John Lee, Xiang Xiao:
An O(n) Parallel Shortest Path Algorithm and Its Hardware Implementation. CDES 2010: 117-123 - Kevin Rajasekaran, Balaji Rajagopal, Nityanandam N.:
Isleen Aid - An Alternative Input Method for Visually Impaired People. CDES 2010: 124-127 - Ismaila Ikani Sule:
The Zaaf Tablet PC Concept. CDES 2010: 128-132
Memory, Cache, Storage, Files, Networking + Device Drivers
- Shen-Ming Chung, Shun-Chieh Lin, Yi-Chen Chung:
A Dynamic ECC Scheme for Lengthening the Lifetime of Flash Memory. CDES 2010: 133-139 - Byeong Kil Lee, Satish Raghunath, Eugene John:
Architectural Sensitivity Analysis on Network Workloads. CDES 2010: 140-145 - Hiroki Yokoyama, Yuhei Horibe, Peng Zhang, Shinobu Miwa, Hironori Nakajo:
An Effective Replacement Policy Focusing on Lifetime of a Cache Line. CDES 2010: 146-152 - Koji Hashimoto, Vasily G. Moshnyaga:
A Cost-Effective TCP/IP Offload Accelerator Design for Network Interface Controller. CDES 2010: 153-159 - Hong Jun Choi, Young Jin Park, Seung Gu Kang, Cheol Hong Kim, Sung Woo Chung, Jong-Myon Kim, Dongseop Kwon:
Thermal-aware Duplicated Filter Cache for Improving Processor Reliability. CDES 2010: 160-168
Power Reduction Strategies, FPGA, Nanotechnology, and Multimedia Applications
- Hooman Jarollahi, Richard F. Hobson:
Dynamic Power Reduction in a Novel CMOS 5T-SRAM for Low-Power SoC. CDES 2010: 169-175 - Mary Mehrnoosh Eshaghian-Wilner, Adam LeWinter:
A Survey of Nanotechnology Principles in Modern Computing Architectures. CDES 2010: 176-181 - Mohammed Y. Niamat, Tejas Raviraj, Sowmya Panuganti, Srinivasa Vemuru:
Quantum-Dot Cellular Automata Implementation of FPGA Configurable Logic Blocks. CDES 2010: 182-188 - Shereen Afifi, Ayman Wahba, Abd-Elmoneim Wahdan:
Memory Design for Multimedia Applications. CDES 2010: 189-195 - Paramjit Kaur, Opinder Sharma, Gautham Thyagarajan:
Development of FPGA Chip for Laser- based Distance Measurer for Defense Applications. CDES 2010: 196-199 - Kenny C. Gross, Kalyan Vaidyanathan:
Improved Energy Monitoring and Prognostics of Servers via High-Accuracy Real-Time Synchronization of Internal Telemetry Signals. CDES 2010: 200-
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-03-08 00:50 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
