default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDChristopher J. Hughes
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
Books and Theses
- 2015
[b2]Christopher J. Hughes
:
Single-Instruction Multiple-Data Execution. Synthesis Lectures on Computer Architecture, Morgan & Claypool Publishers 2015, ISBN 978-3-031-00618-0- 2003
- [b1]Christopher J. Hughes:
General -Purpose Processors for Multimedia Applications: Predictability and Energy Efficiency. University of Illinois Urbana-Champaign, USA, 2003
Journal Articles
- 2011
- [j6]Guru Venkataramani, Christopher J. Hughes, Sanjeev Kumar, Milos Prvulovic:
DeFT: Design space exploration for on-the-fly detection of coherence misses. ACM Trans. Archit. Code Optim. 8(2): 8:1-8:27 (2011) - 2010
- [j5]Christopher J. Hughes, Changkyu Kim, Yen-Kuang Chen:
Performance and Energy Implications of Many-Core Caches for Throughput Computing. IEEE Micro 30(6): 25-35 (2010) - 2009
- [j4]Kisun You, Jike Chong, Youngmin Yi, Ekaterina Gonina, Christopher J. Hughes, Yen-Kuang Chen, Wonyong Sung, Kurt Keutzer:
Parallel scalability in speech recognition. IEEE Signal Process. Mag. 26(6): 124-135 (2009) - 2008
- [j3]Yen-Kuang Chen, Jatin Chhugani, Pradeep Dubey, Christopher J. Hughes, Daehyun Kim, Sanjeev Kumar, Victor W. Lee, Anthony D. Nguyen, Mikhail Smelyanskiy:
Convergence of Recognition, Mining, and Synthesis Workloads and Its Implications. Proc. IEEE 96(5): 790-807 (2008) - 2005
- [j2]Christopher J. Hughes, Sarita V. Adve:
Memory-side prefetching for linked data structures for processor-in-memory systems. J. Parallel Distributed Comput. 65(4): 448-463 (2005) - 2002
- [j1]Christopher J. Hughes, Vijay S. Pai, Parthasarathy Ranganathan, Sarita V. Adve:
RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors. Computer 35(2): 40-49 (2002)
Conference and Workshop Papers
- 2024
- [c34]Dongho Ha, Yunan Zhang, Chen-Chien Kao, Christopher J. Hughes, Won Woo Ro, Hung-Wei Tseng:
M3XU: Achieving High-Precision and Complex Matrix Multiplication with Low-Precision MXUs. SC 2024: 10 - 2023
- [c33]Geonhwa Jeong, Sana Damani, Abhimanyu Rajeshkumar Bambhaniya, Eric Qin, Christopher J. Hughes, Sreenivas Subramoney, Hyesoon Kim, Tushar Krishna:
VEGETA: Vertically-Integrated Extensions for Sparse/Dense GEMM Tile Acceleration on CPUs. HPCA 2023: 259-272 - 2022
- [c32]Zhangxiaowen Gong, Houxiang Ji, Yao Yao, Christopher W. Fletcher, Christopher J. Hughes, Josep Torrellas:
Graphite: optimizing graph neural networks on CPUs through cooperative software-hardware techniques. ISCA 2022: 916-931 - 2021
- [c31]Geonhwa Jeong, Eric Qin, Ananda Samajdar, Christopher J. Hughes, Sreenivas Subramoney, Hyesoon Kim, Tushar Krishna:
RASA: Efficient Register-Aware Systolic Array Matrix Engine for CPU. DAC 2021: 253-258 - [c30]Rohan Baskar Prabhakar, Sachit Kuhar, Rohit Agrawal, Christopher J. Hughes, Christopher W. Fletcher:
SumMerge: an efficient algorithm and implementation for weight repetition-aware DNN inference. ICS 2021: 279-290 - 2020
- [c29]Zhangxiaowen Gong, Houxiang Ji, Christopher W. Fletcher, Christopher J. Hughes, Josep Torrellas:
SparseTrain: Leveraging Dynamic Sparsity in Software for Training DNNs on General-Purpose SIMD Processors. PACT 2020: 279-292 - [c28]Yi-Hsiang Lai, Hongbo Rong, Size Zheng, Weihao Zhang, Xiuping Cui, Yunshan Jia, Jie Wang, Brendan Sullivan, Zhiru Zhang, Yun Liang, Youhui Zhang, Jason Cong, Nithin George, Jose Alvarez, Christopher J. Hughes, Pradeep Dubey:
SuSy: A Programming Model for Productive Construction of High-Performance Systolic Arrays on FPGAs. ICCAD 2020: 73:1-73:9 - [c27]Zhangxiaowen Gong, Houxiang Ji, Christopher W. Fletcher, Christopher J. Hughes, Sara S. Baghsorkhi, Josep Torrellas:
SAVE: Sparsity-Aware Vector Engine for Accelerating DNN Training and Inference on CPUs. MICRO 2020: 796-810 - 2019
- [c26]Sunjae Park, Christopher J. Hughes, Milos Prvulovic:
Forgive-TM: Supporting Lazy Conflict Detection In Eager Hardware Transactional Memory. PACT 2019: 192-204 - [c25]Nitish Kumar Srivastava, Hongbo Rong, Prithayan Barua, Guanyu Feng, Huanqi Cao, Zhiru Zhang, David H. Albonesi, Vivek Sarkar, Wenguang Chen, Paul Petersen, Geoff Lowney, Adam Herr, Christopher J. Hughes, Timothy G. Mattson, Pradeep Dubey:
T2S-Tensor: Productively Generating High-Performance Spatial Hardware for Dense Tensor Computations. FCCM 2019: 181-189 - 2018
- [c24]Sunjae Park, Christopher J. Hughes, Milos Prvulovic:
Transactional pre-abort handlers in hardware transactional memory. PACT 2018: 33:1-33:11 - [c23]Berkin Akin, Chiachen Chou, Jongsoo Park, Christopher J. Hughes, Rajat Agarwal:
Dynamic fine-grained sparse memory accesses. MEMSYS 2018: 85-97 - 2017
- [c22]Xiangyao Yu, Christopher J. Hughes, Nadathur Satish, Onur Mutlu, Srinivas Devadas:
Banshee: bandwidth-efficient DRAM caching via software/hardware cooperation. MICRO 2017: 1-14 - 2016
- [c21]Sunjae Park, Milos Prvulovic, Christopher J. Hughes:
PleaseTM: Enabling transaction conflict management in requester-wins hardware transactional memory. HPCA 2016: 285-296 - 2015
- [c20]Xiangyao Yu, Christopher J. Hughes, Nadathur Satish, Srinivas Devadas:
IMP: indirect memory prefetcher. MICRO 2015: 178-190 - 2013
- [c19]Simon J. Pennycook, Christopher J. Hughes, Mikhail Smelyanskiy, Stephen A. Jarvis:
Exploring SIMD for Molecular Dynamics, Using Intel® Xeon® Processors and Intel® Xeon Phi Coprocessors. IPDPS 2013: 1085-1097 - [c18]Richard M. Yoo, Christopher J. Hughes, Konrad Lai, Ravi Rajwar:
Performance evaluation of Intel® transactional synchronization extensions for high-performance computing. SC 2013: 19:1-19:11 - [c17]Jongsoo Park, Richard M. Yoo, Daya Shanker Khudia, Christopher J. Hughes, Daehyun Kim:
Location-aware cache management for many-core processors with deep cache hierarchy. SC 2013: 20:1-20:12 - [c16]Richard M. Yoo, Christopher J. Hughes, Changkyu Kim, Yen-Kuang Chen, Christos Kozyrakis:
Locality-aware task management for unstructured parallelism: a quantitative limit study. SPAA 2013: 315-325 - 2011
- [c15]Jungju Oh, Christopher J. Hughes, Guru Venkataramani, Milos Prvulovic:
LIME: a framework for debugging load imbalance in multi-threaded execution. ICSE 2011: 201-210 - [c14]Guangyu Sun, Christopher J. Hughes, Changkyu Kim, Jishen Zhao, Cong Xu, Yuan Xie, Yen-Kuang Chen:
Moguls: a model to explore the memory hierarchy for bandwidth improvements. ISCA 2011: 377-388 - 2009
- [c13]Jike Chong, Kisun You, Youngmin Yi, Ekaterina Gonina, Christopher J. Hughes, Wonyong Sung, Kurt Keutzer:
Scalable HMM based inference engine in large vocabulary continuous speech recognition. ICME 2009: 1797-1800 - 2008
- [c12]Sanjeev Kumar, Daehyun Kim, Mikhail Smelyanskiy, Yen-Kuang Chen, Jatin Chhugani, Christopher J. Hughes, Changkyu Kim, Victor W. Lee, Anthony D. Nguyen:
Atomic Vector Operations on Chip Multiprocessors. ISCA 2008: 441-452 - 2007
- [c11]Trista Pei-Chun Chen, Dmitry Budnikov, Christopher J. Hughes, Yen-Kuang Chen:
Computer Vision on Multi-Core Processors: Articulated Body Tracking. ICME 2007: 1862-1865 - [c10]Sanjeev Kumar, Christopher J. Hughes, Anthony D. Nguyen:
Carbon: architectural support for fine-grained parallelism on chip multiprocessors. ISCA 2007: 162-173 - [c9]Christopher J. Hughes, Radek Grzeszczuk, Eftychios Sifakis, Daehyun Kim, Sanjeev Kumar, Andrew Selle, Jatin Chhugani, Matthew J. Holliman, Yen-Kuang Chen:
Physical simulation for animation and visual effects: parallelization and characterization for chip multiprocessors. ISCA 2007: 220-231 - 2006
- [c8]Gang Wu, Edward Y. Chang, Yen-Kuang Chen, Christopher J. Hughes:
Incremental approximate matrix factorization for speeding up support vector machines. KDD 2006: 760-766 - [c7]Sanjeev Kumar, Michael Chu, Christopher J. Hughes, Partha Kundu, Anthony D. Nguyen:
Hybrid transactional memory. PPoPP 2006: 209-220 - 2004
- [c6]Christopher J. Hughes, Sarita V. Adve:
A Formal Approach to Frequent Energy Adaptations for Multimedia Applications. ISCA 2004: 138-149 - 2002
- [c5]Ruchira Sasanka, Christopher J. Hughes, Sarita V. Adve:
Joint local and global hardware adaptations for energy. ASPLOS 2002: 144-155 - [c4]Rohit Jain, Christopher J. Hughes, Sarita V. Adve:
Soft Real- Time Scheduling on Simultaneous Multithreaded Processors. RTSS 2002: 134-145 - 2001
- [c3]Jamison D. Collins, Hong Wang, Dean M. Tullsen, Christopher J. Hughes, Yong-Fong Lee, Daniel M. Lavery, John Paul Shen:
Speculative precomputation: long-range prefetching of delinquent loads. ISCA 2001: 14-25 - [c2]Christopher J. Hughes, Praful Kaul, Sarita V. Adve, Rohit Jain, Chanik Park, Jayanth Srinivasan:
Variability in the execution of multimedia applications and implications for architecture. ISCA 2001: 254-265 - [c1]Christopher J. Hughes, Jayanth Srinivasan, Sarita V. Adve:
Saving energy with architectural and frequency adaptations for multimedia applications. MICRO 2001: 250-261
Informal and Other Publications
- 2023
- [i4]Geonhwa Jeong, Sana Damani, Abhimanyu Rajeshkumar Bambhaniya, Eric Qin, Christopher J. Hughes, Sreenivas Subramoney, Hyesoon Kim, Tushar Krishna:
VEGETA: Vertically-Integrated Extensions for Sparse/Dense GEMM Tile Acceleration on CPUs. CoRR abs/2302.08687 (2023) - 2021
- [i3]Geonhwa Jeong, Eric Qin, Ananda Samajdar, Christopher J. Hughes, Sreenivas Subramoney, Hyesoon Kim, Tushar Krishna:
RASA: Efficient Register-Aware Systolic Array Matrix Engine for CPU. CoRR abs/2110.01752 (2021) - 2019
- [i2]Zhangxiaowen Gong, Houxiang Ji, Christopher W. Fletcher, Christopher J. Hughes, Josep Torrellas:
SparseTrain: Leveraging Dynamic Sparsity in Training DNNs on General-Purpose SIMD Processors. CoRR abs/1911.10175 (2019) - 2017
- [i1]Xiangyao Yu, Christopher J. Hughes, Nadathur Satish, Onur Mutlu, Srinivas Devadas:
Banshee: Bandwidth-Efficient DRAM Caching Via Software/Hardware Cooperation. CoRR abs/1704.02677 (2017)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-12-19 23:11 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
