"SuSy: A Programming Model for Productive Construction of High-Performance ..."

Yi-Hsiang Lai et al. (2020)

> Home

Details and statistics

DOI: 10.1145/3400302.3415644

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LaiRZZCJ0SZ0ZCG20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LaiRZZCJ0SZ0ZCG20
Yi-Hsiang Lai, Hongbo Rong, Size Zheng, Weihao Zhang, Xiuping Cui, Yunshan Jia, Jie Wang, Brendan Sullivan, Zhiru Zhang, Yun Liang, Youhui Zhang, Jason Cong, Nithin George, Jose Alvarez, Christopher J. Hughes, Pradeep Dubey:
SuSy: A Programming Model for Productive Construction of High-Performance Systolic Arrays on FPGAs. ICCAD 2020: 73:1-73:9

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.