default search action
Ryusuke Egawa
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
- [j29]Riku Nunokawa, Yoichi Shimomura, Mulya Agung, Ryusuke Egawa, Hiroyuki Takizawa:
Conflict-aware workload co-execution on SX-aurora TSUBASA. CCF Trans. High Perform. Comput. 6(4): 425-438 (2024) - [j28]Jiaheng Liu, Ryusuke Egawa, Keichi Takahashi, Yoichi Shimomura, Hiroyuki Takizawa:
Reuse distance-based shared LLC management mechanism for heterogeneous CPU-GPU systems. IEICE Electron. Express 21(4): 20230520 (2024) - [j27]Ryusuke Egawa, Yasutaka Wada:
Foreword. IEICE Trans. Electron. 107(6): 153-154 (2024) - [j26]Ryusuke Egawa, Yasutaka Wada:
Special Issue on COOL Chips. IEEE Micro 44(1): 6-7 (2024) - 2023
- [j25]Ryusuke Egawa, Yasutaka Wada:
Foreword. IEICE Trans. Electron. 106(6): 301-302 (2023) - [j24]Ryusuke Egawa, Yasutaka Wada:
Special Issue on Cool Chips. IEEE Micro 43(1): 40-41 (2023) - [c73]Keichi Takahashi, Soya Fujimoto, Satoru Nagase, Yoko Isobe, Yoichi Shimomura, Ryusuke Egawa, Hiroyuki Takizawa:
Performance Evaluation of a Next-Generation SX-Aurora TSUBASA Vector Supercomputer. ISC 2023: 359-378 - [e1]Hiroyuki Takizawa, Hong Shen, Toshihiro Hanawa, Jong Hyuk Park, Hui Tian, Ryusuke Egawa:
Parallel and Distributed Computing, Applications and Technologies - 23rd International Conference, PDCAT 2022, Sendai, Japan, December 7-9, 2022, Proceedings. Lecture Notes in Computer Science 13798, Springer 2023, ISBN 978-3-031-29926-1 [contents] - [i1]Keichi Takahashi, Soya Fujimoto, Satoru Nagase, Yoko Isobe, Yoichi Shimomura, Ryusuke Egawa, Hiroyuki Takizawa:
Performance Evaluation of a Next-Generation SX-Aurora TSUBASA Vector Supercomputer. CoRR abs/2304.11921 (2023) - 2022
- [j23]Jiaheng Liu, Ryusuke Egawa, Hiroyuki Takizawa:
A Conflict-Aware Capacity Control Mechanism for Deep Cache Hierarchy. IEICE Trans. Inf. Syst. 105-D(6): 1150-1163 (2022) - [c72]Tatsuyoshi Ohmura, Yoichi Shimomura, Ryusuke Egawa, Hiroyuki Takizawa:
Toward Building a Digital Twin of Job Scheduling and Power Management on an HPC System. JSSPP 2022: 47-67 - [c71]Masayuki Sato, Yuya Omori, Ryusuke Egawa, Ken Nakamura, Daisuke Kobayashi, Hiroe Iwasaki, Kazuhiko Komatsu, Hiroaki Kobayashi:
A Partitioned Memory Architecture with Prefetching for Efficient Video Encoders. PDCAT 2022: 288-300 - [c70]Shunpei Sugawara, Keichi Takahashi, Yoichi Shimomura, Ryusuke Egawa, Hiroyuki Takizawa:
Equivalence Checking of Code Transformation by Numerical and Symbolic Approaches. PDCAT 2022: 373-386 - 2021
- [j22]Mulya Agung, Yuta Watanabe, Henning Weber, Ryusuke Egawa, Hiroyuki Takizawa:
Preemptive Parallel Job Scheduling for Heterogeneous Systems Supporting Urgent Computing. IEEE Access 9: 17557-17571 (2021) - [j21]Hiroyuki Takizawa, Shinji Shiotsuki, Naoki Ebata, Ryusuke Egawa:
OpenCL-like offloading with metaprogramming for SX-Aurora TSUBASA. Parallel Comput. 102: 102754 (2021) - [c69]Shunpei Sugawara, Yoichi Shimomura, Ryusuke Egawa, Hiroyuki Takizawa:
Portability of Vectorization-aware Performance Tuning Expertise across System Generations. MCSoC 2021: 242-248 - [c68]Riku Nunokawa, Yoichi Shimomura, Mulya Agung, Ryusuke Egawa, Hiroyuki Takizawa:
Towards Conflict-Aware Workload Co-execution on SX-Aurora TSUBASA. PDCAT 2021: 163-174 - 2020
- [j20]Mulya Agung, Muhammad Alfian Amrizal, Ryusuke Egawa, Hiroyuki Takizawa:
DeLoc: A Locality and Memory-Congestion-Aware Task Mapping Method for Modern NUMA Systems. IEEE Access 8: 6937-6953 (2020) - [j19]Kazuhiko Komatsu, Ayumu Gomi, Ryusuke Egawa, Daisuke Takahashi, Reiji Suda, Hiroyuki Takizawa:
Xevolver: A code transformation framework for separation of system-awareness from application codes. Concurr. Comput. Pract. Exp. 32(7) (2020) - [j18]Mulya Agung, Muhammad Alfian Amrizal, Ryusuke Egawa, Hiroyuki Takizawa:
Online MPI Process Mapping for Coordinating Locality and Memory Congestion on NUMA Systems. Supercomput. Front. Innov. 7(1): 71-90 (2020) - [j17]Takashi Soga, Kenta Yamaguchi, Raghunandan Mathur, Osamu Watanabe, Akihiro Musa, Ryusuke Egawa, Hiroaki Kobayashi:
Effects of Using a Memory Stalled Core for Handling MPI Communication Overlapping in the SOR Solver on SX-ACE and SX-Aurora TSUBASA. Supercomput. Front. Innov. 7(4): 4-15 (2020) - [j16]Michael R. Zielewski, Mulya Agung, Ryusuke Egawa, Hiroyuki Takizawa:
Improving Quantum Annealing Performance on Embedded Problems. Supercomput. Front. Innov. 7(4): 32-48 (2020) - [c67]Naoki Ebata, Yoko Isobe, Ryusuke Egawa, Hiroyuki Takizawa:
Polymorphic Data Layout for SX-Aurora TSUBASA Vector Engines. CANDAR 2020: 101-107 - [c66]Reo Furuhata, Minglu Zhao, Mulya Agung, Ryusuke Egawa, Hiroyuki Takizawa:
Improving the Accuracy in SpMV Implementation Selection with Machine Learning. CANDAR (Workshops) 2020: 172-177 - [c65]Jiaheng Liu, Ryusuke Egawa, Mulya Agung, Hiroyuki Takizawa:
A Conflict-Aware Capacity Control Mechanism for Last-Level Cache. CANDAR (Workshops) 2020: 416-420 - [c64]Suhang Jiang, Mulya Agung, Ryusuke Egawa, Hiroyuki Takizawa:
Task Priority Control for the HPX Runtime System. IPDPS Workshops 2020: 806-813 - [c63]Naoki Ebata, Ryusuke Egawa, Yoko Isobe, Ryoji Takaki, Hiroyuki Takizawa:
Automatically Avoiding Memory Access Conflicts on SX-Aurora TSUBASA. IPDPS Workshops 2020: 822-829 - [c62]Ryusuke Egawa, Souya Fujimoto, Tsuyoshi Yamashita, Daisuke Sasaki, Yoko Isobe, Yoichi Shimomura, Hiroyuki Takizawa:
Exploiting the Potentials of the Second Generation SX-Aurora TSUBASA. PMBS@SC 2020: 39-49 - [p2]Florian Lindner, Amin Totounferoush, Miriam Mehl, Benjamin Uekermann, Neda Ebrahimi Pour, Verena Krupp, Sabine Roller, Thorsten Reimann, Dörte C. Sternel, Ryusuke Egawa, Hiroyuki Takizawa, Frédéric Simonis:
ExaFSA: Parallel Fluid-Structure-Acoustic Simulation. Software for Exascale Computing 2020: 271-300
2010 – 2019
- 2019
- [j15]Kenta Yamaguchi, Takashi Soga, Yoichi Shimomura, Thorsten Reimann, Kazuhiko Komatsu, Ryusuke Egawa, Akihiro Musa, Hiroyuki Takizawa, Hiroaki Kobayashi:
Performance Evaluation of Different Implementation Schemes of an Iterative Flow Solver on Modern Vector Machines. Supercomput. Front. Innov. 6(1): 36-47 (2019) - [j14]Masayuki Sato, Takuya Toyoshima, Hikaru Takayashiki, Ryusuke Egawa, Hiroaki Kobayashi:
An Energy-aware Dynamic Data Allocation Mechanism for Many-channel Memory Systems. Supercomput. Front. Innov. 6(4): 4-19 (2019) - [c61]Jubee Tada, Kazuto Takahashi, Ryusuke Egawa:
A Design Scheme for 3-D Stacked CNN Accelerators. 3DIC 2019: 1-4 - [c60]Mulya Agung, Muhammad Alfian Amrizal, Ryusuke Egawa, Hiroyuki Takizawa:
The Impacts of Locality and Memory Congestion-aware Thread Mapping on Energy Consumption of Modern NUMA Systems. COOL CHIPS 2019: 1-3 - [c59]Praphan Pavarangkoon, Takeshi Nanri, Ken T. Murata, Kazunori Yamamoto, Kazuya Muranaga, Takamichi Mizuhara, Keiichiro Fukazawa, Ryusuke Egawa, Takahiro Katagiri, Masao Ogino:
Performance Improvement of High-Speed File Transfer Over JHPCN. DASC/PiCom/DataCom/CyberSciTech 2019: 1086-1089 - [c58]Ryusuke Egawa, Ryoma Saito, Masayuki Sato, Hiroaki Kobayashi:
A Layer-Adaptable Cache Hierarchy by a Multiple-layer Bypass Mechanism. HEART 2019: 12:1-12:6 - [c57]Mulya Agung, Muhammad Alfian Amrizal, Ryusuke Egawa, Hiroyuki Takizawa:
An Automatic MPI Process Mapping Method Considering Locality and Memory Congestion on NUMA Systems. MCSoC 2019: 17-24 - [c56]Hiroyuki Takizawa, Shinji Shiotsuki, Naoki Ebata, Ryusuke Egawa:
An OpenCL-Like Offload Programming Framework for SX-Aurora TSUBASA. PDCAT 2019: 282-288 - [c55]Mulya Agung, Allen D. Malony, Hiroyuki Takizawa, David P. Bunde, Muhammad Alfian Amrizal, Steven Bogaerts, Ryusuke Egawa, Daniel A. Ellsworth, Jorge Fernández-Fabeiro, Arturo González-Escribano, Sukhamay Kundu, Alina Lazar:
Peachy Parallel Assignments (EduHPC 2019). EduHPC@SC 2019: 75-83 - 2018
- [j13]Kazuya Kojima, Akimasa Hirata, Kazuma Hasegawa, Sachiko Kodera, Ilkka Laakso, Daisuke Sasaki, Takeshi Yamashita, Ryusuke Egawa, Yuka Horie, Nanako Yazaki, Saeri Kowata, Kenji Taguchi, Tatsuya Kashiwa:
Risk Management of Heatstroke Based on Fast Computation of Temperature and Water Loss Using Weather Data for Exposure to Ambient Heat and Solar Radiation. IEEE Access 6: 3774-3785 (2018) - [j12]Masayuki Sato, Yoshiki Shoji, Zentaro Sakai, Ryusuke Egawa, Hiroaki Kobayashi:
An Adjacent-Line-Merging Writeback Scheme for STT-RAM-Based Last-Level Caches. IEEE Trans. Multi Scale Comput. Syst. 4(4): 593-604 (2018) - [c54]Zhen Wang, Mulya Agung, Ryusuke Egawa, Reiji Suda, Hiroyuki Takizawa:
Automatic Hyperparameter Tuning of Machine Learning Models under Time Constraints. IEEE BigData 2018: 4967-4973 - [c53]Muhammad Alfian Amrizal, Pei Li, Mulya Agung, Ryusuke Egawa, Hiroyuki Takizawa:
A Failure Prediction-Based Adaptive Checkpointing Method with Less Reliance on Temperature Monitoring for HPC Applications. CLUSTER 2018: 515-523 - [c52]Masayuki Sato, Zehua Li, Ryusuke Egawa, Hiroaki Kobayashi:
An energy-aware set-level refreshing mechanism for eDRAM last-level caches. COOL CHIPS 2018: 1-3 - [c51]Xiong Xiao, Mulya Agung, Muhammad Alfian Amrizal, Ryusuke Egawa, Hiroyuki Takizawa:
Investigating the Effects of Dynamic Thread Team Size Adjustment for Irregular Applications. CANDAR 2018: 76-84 - [c50]Yuki Kawarabatake, Mulya Agung, Kazuhiko Komatsu, Ryusuke Egawa, Hiroyuki Takizawa:
Use of Code Structural Features for Machine Learning to Predict Effective Optimizations. IPDPS Workshops 2018: 1049-1055 - 2017
- [j11]Kazuhiko Komatsu, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A Directive Generation Approach to High Code-Maintainability for Various HPC Systems. Int. J. Netw. Comput. 7(2): 405-418 (2017) - [j10]Ryusuke Egawa, Kazuhiko Komatsu, Shintaro Momose, Yoko Isobe, Akihiro Musa, Hiroyuki Takizawa, Hiroaki Kobayashi:
Potential of a modern vector supercomputer for practical applications: performance evaluation of SX-ACE. J. Supercomput. 73(9): 3948-3976 (2017) - [c49]Hiroyuki Takizawa, Thorsten Reimann, Kazuhiko Komatsu, Takashi Soga, Ryusuke Egawa, Akihiro Musa, Hiroaki Kobayashi:
Vectorization-Aware Loop Optimization with User-Defined Code Transformations. CLUSTER 2017: 685-692 - [c48]Ryusuke Egawa, Kazuhiko Komatsu, Yoko Isobe, Toshihiro Kato, Souya Fujimoto, Hiroyuki Takizawa, Akihiro Musa, Hiroaki Kobayashi:
Performance and Power Analysis of SX-ACE Using HP-X Benchmark Programs. CLUSTER 2017: 693-700 - [c47]Masayuki Sato, Zentaro Sakai, Ryusuke Egawa, Hiroaki Kobayashi:
An Adjacent-Line-Merging Writeback Scheme for STT-RAM last-level caches. COOL Chips 2017: 1-2 - [c46]Takuya Toyoshima, Masayuki Sato, Ryusuke Egawa, Hiroaki Kobayashi:
An application-adaptive data allocation method for multi-channel memory. COOL Chips 2017: 1-3 - [c45]Jubee Tada, Masayuki Sato, Ryusuke Egawa:
An Adaptive Demotion Policy for High-Associativity Caches. HEART 2017: 4:1-4:6 - [c44]Mulya Agung, Muhammad Alfian Amrizal, Kazuhiko Komatsu, Ryusuke Egawa, Hiroyuki Takizawa:
A Memory Congestion-Aware MPI Process Placement for Modern NUMA Systems. HiPC 2017: 152-161 - [c43]Ryusuke Egawa, Kazuhiko Komatsu, Hiroyuki Takizawa:
Designing an Open Database of System-Aware Code Optimizations. CANDAR 2017: 369-374 - [c42]Hiroyuki Takizawa, Muhammad Alfian Amrizal, Kazuhiko Komatsu, Ryusuke Egawa:
An Application-Level Incremental Checkpointing Mechanism with Automatic Parameter Tuning. CANDAR 2017: 389-394 - 2016
- [j9]Kazuhiko Komatsu, Ryusuke Egawa, Shoichi Hirasawa, Hiroyuki Takizawa, Ken'ichi Itakura, Hiroaki Kobayashi:
Translation of Large-Scale Simulation Codes for an OpenACC Platform Using the Xevolver Framework. Int. J. Netw. Comput. 6(2): 167-180 (2016) - [j8]Raghunandan Mathur, Hiroshi Matsuoka, Osamu Watanabe, Akihiro Musa, Ryusuke Egawa, Hiroaki Kobayashi:
A Memory-Efficient Implementation of a Plasmonics Simulation Application on SX-ACE. Int. J. Netw. Comput. 6(2): 243-262 (2016) - [j7]Jubee Tada, Maiki Hosokawa, Ryusuke Egawa, Hiroaki Kobayashi:
Effects of Stacking Granularity on 3-D Stacked Floating-point Fused Multiply Add Units. SIGARCH Comput. Archit. News 44(4): 62-67 (2016) - [c41]Ryusuke Egawa, Wataru Uno, Masayuki Sato, Hiroaki Kobayashi, Jubee Tada:
A power-aware LLC control mechanism for the 3D-stacked memory system. 3DIC 2016: 1-4 - [c40]Masayuki Sato, Shin Nishimura, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A cache partitioning mechanism to protect shared data for CMPs. COOL Chips 2016: 1-2 - [c39]Kazuhiko Komatsu, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A Directive Generation Approach Using User-Defined Rules. CANDAR 2016: 515-521 - 2015
- [j6]Masayuki Sato, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
FLEXII: A Flexible Insertion Policy for Dynamic Cache Resizing Mechanisms. IEICE Trans. Electron. 98-C(7): 550-558 (2015) - [c38]Jubee Tada, Ryusuke Egawa, Hiroaki Kobayashi:
Design of a 3-D stacked floating-point Goldschmidt divider. 3DIC 2015: TS8.28.1-TS8.28.4 - [c37]Masayuki Sato, Chengguang Han, Kazuhiko Komatsu, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
An energy-efficient dynamic memory address mapping mechanism. COOL Chips 2015: 1-3 - [c36]Kazuhiko Komatsu, Ryusuke Egawa, Shoichi Hirasawa, Hiroyuki Takizawa, Ken'ichi Itakura, Hiroaki Kobayashi:
Migration of an Atmospheric Simulation Code to an OpenACC Platform Using the Xevolver Framework. CANDAR 2015: 515-520 - [c35]Raghunandan Mathur, Hiroshi Matsuoka, Osamu Watanabe, Akihiro Musa, Ryusuke Egawa, Hiroaki Kobayashi:
A Case Study of Memory Optimization for Migration of a Plasmonics Simulation Application to SX-ACE. CANDAR 2015: 521-527 - 2014
- [j5]Ye Gao, Masayuki Sato, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
MVP-Cache: A Multi-Banked Cache Memory for Energy-Efficient Vector Processing of Multimedia Applications. IEICE Trans. Inf. Syst. 97-D(11): 2835-2843 (2014) - [c34]Masayuki Sato, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
On-chip checkpointing with 3D-stacked memories. 3DIC 2014: 1-6 - [c33]Jubee Tada, Ryusuke Egawa, Hiroaki Kobayashi:
An impact of circuit scale on the performance of 3-D stacked arithmetic units. 3DIC 2014: 1-5 - [c32]Ye Gao, Masayuki Sato, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
An energy optimization method for vector processing mechanisms. COOL Chips 2014: 1-3 - [c31]Hiroyuki Takizawa, Shoichi Hirasawa, Yasuharu Hayashi, Ryusuke Egawa, Hiroaki Kobayashi:
Xevolver: An XML-based code translation framework for supporting HPC application migration. HiPC 2014: 1-11 - [c30]Kazuhiko Komatsu, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A Compiler-Assisted OpenMP Migration Method Based on Automatic Parallelizing Information. ISC 2014: 450-459 - 2013
- [j4]Masayuki Sato, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A Capacity-Aware Thread Scheduling Method Combined with Cache Partitioning to Reduce Inter-Thread Cache Conflicts. IEICE Trans. Inf. Syst. 96-D(9): 2047-2054 (2013) - [c29]Ryusuke Egawa, Masayuki Sato, Jubee Tada, Hiroaki Kobayashi:
Vertically integrated processor and memory module design for vector supercomputers. 3DIC 2013: 1-6 - [c28]Jubee Tada, Ryusuke Egawa, Hiroaki Kobayashi:
Design of a 3-D stacked floating-point adder. 3DIC 2013: 1-4 - [c27]Masayuki Sato, Yusuke Tobo, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A flexible insertion policy for dynamic cache resizing mechanisms. COOL Chips 2013: 1-3 - [c26]Ye Gao, Naoki Shoji, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
Design and evaluation of a media-oriented vector processor with a multi-banked cache memory. ESTIMedia 2013: 78-87 - 2012
- [c25]Ye Gao, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
An out-of-order vector processing mechanism for multimedia applications. Conf. Computing Frontiers 2012: 233-236 - [c24]Masayuki Sato, Yusuke Tobo, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A capacity-efficient insertion policy for dynamic cache resizing mechanisms. Conf. Computing Frontiers 2012: 265-268 - [c23]Ye Gao, Naoki Shoji, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A media-oriented vector architectural extension with a high bandwidth cache system. COOL Chips 2012: 1-3 - [c22]Ryusuke Egawa, Jubee Tada, Yusuke Endo, Hiroyuki Takizawa, Hiroaki Kobayashi:
Abstract: Exploring Design Space of a 3D Stacked Vector Cache. SC Companion 2012: 1475-1476 - [c21]Ryusuke Egawa, Jubee Tada, Yusuke Endo, Hiroyuki Takizawa, Hiroaki Kobayashi:
Poster: Exploring Design Space of a 3D Stacked Vector Cache - Designing a 3D Stacked Vector Cache using Conventional EDA Tools. SC Companion 2012: 1477 - 2011
- [j3]Ling Xu, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A Network Clustering Algorithm for Sybil-Attack Resisting. IEICE Trans. Inf. Syst. 94-D(12): 2345-2352 (2011) - [j2]Isao Kotera, Kenta Abe, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
Power-Aware Dynamic Cache Partitioning for CMPs. Trans. High Perform. Embed. Archit. Compil. 3: 135-153 (2011) - [c20]Ryusuke Egawa, Yusuke Funaya, Ryu-ichi Nagaoka, Yusuke Endo, Akihiro Musa, Hiroyuki Takizawa, Hiroaki Kobayashi:
Effects of 3-D stacked vector cache on energy consumption. 3DIC 2011: 1-6 - [c19]Jubee Tada, Ryusuke Egawa, Kazushige Kawai, Hiroaki Kobayashi, Gensuke Goto:
A middle-grain circuit partitioning strategy for 3-D integrated floating-point multipliers. 3DIC 2011: 1-6 - 2010
- [j1]Ken-ichi Suzuki, Yoshiyuki Kaeriyama, Kazuhiko Komatsu, Ryusuke Egawa, Nobuyuki Ohba, Hiroaki Kobayashi:
A Fast Ray-Tracing Using Bounding Spheres and Frustum Rays for Dynamic Scene Rendering. IEICE Trans. Inf. Syst. 93-D(4): 891-902 (2010) - [c18]Ryusuke Egawa, Yusuke Funaya, Ryu-ichi Nagaoka, Akihiro Musa, Hiroyuki Takizawa, Hiroaki Kobayashi:
Design and early evaluation of a 3-D die stacked chip multi-vector processor. 3DIC 2010: 1-8 - [c17]Yusuke Funaya, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
Cache partitioning strategies for 3-D stacked vector processors. 3DIC 2010: 1-6 - [c16]Ye Gao, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A Load-Forwarding Mechanism for the Vector Architecture in Multimedia Applications. DSD 2010: 412-415 - [c15]Masayuki Sato, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A Majority-Based Control Scheme for Way-Adaptable Caches. Facing the Multicore-Challenge 2010: 16-28 - [c14]Masayuki Sato, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A voting-based working set assessment scheme for dynamic cache resizing mechanisms. ICCD 2010: 98-105 - [c13]Yoshitomo Murata, Ryusuke Egawa, Manabu Higashida, Hiroaki Kobayashi:
A History-Based Job Scheduling Mechanism for the Vector Computing Cloud. SAINT 2010: 125-128
2000 – 2009
- 2009
- [c12]Ryusuke Egawa, Jubee Tada, Hiroaki Kobayashi, Gensuke Goto:
Evaluation of fine grain 3-D integrated arithmetic units. 3DIC 2009: 1-8 - [c11]Yusuke Funaya, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
3D on-chip memory for the vector architecture. 3DIC 2009: 1-6 - [c10]Yoshiei Sato, Ryu-ichi Nagaoka, Akihiro Musa, Ryusuke Egawa, Hiroyuki Takizawa, Koki Okabe, Hiroaki Kobayashi:
Performance tuning and analysis of future vector processors based on the roofline model. MEDEA@PACT 2009: 7-14 - [c9]Takashi Soga, Akihiro Musa, Youichi Shimomura, Ryusuke Egawa, Ken'ichi Itakura, Hiroyuki Takizawa, Koki Okabe, Hiroaki Kobayashi:
Performance evaluation of NEC SX-9 using real science and engineering applications. SC 2009 - 2008
- [c8]Chainan Satayapiwat, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A Utility-Based Double Auction Mechanism for Efficient Grid Resource Allocation. ISPA 2008: 252-260 - [c7]Akihiro Musa, Yoshiei Sato, Takashi Soga, Ryusuke Egawa, Hiroyuki Takizawa, Koki Okabe, Hiroaki Kobayashi:
Effects of MSHR and Prefetch Mechanisms on an On-Chip Cache of the Vector Architecture. ISPA 2008: 335-342 - [c6]Isao Kotera, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
Modeling of cache access behavior based on Zipf's law. MEDEA@PACT 2008: 9-15 - [c5]Akihiro Musa, Yoshiei Sato, Takashi Soga, Koki Okabe, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A shared cache for a chip multi vector processor. MEDEA@PACT 2008: 24-29 - [p1]Hiroaki Kobayashi, Ryusuke Egawa, Hiroyuki Takizawa, Koki Okabe, Akihiko Musa, Takashi Soga, Yoichi Shimomura:
First Experiences with NEC SX-9. High Performance Computing on Vector Systems 2008: 3-11 - 2007
- [c4]Akihiro Musa, Yoshiei Sato, Ryusuke Egawa, Hiroyuki Takizawa, Koki Okabe, Hiroaki Kobayashi:
An on-chip cache design for vector processors. MEDEA@PACT 2007: 17-23 - [c3]Isao Kotera, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A power-aware shared cache mechanism based on locality assessment of memory reference for CMPs. MEDEA@PACT 2007: 113-120 - 2004
- [c2]Kentaro Sano, Chiaki Takagi, Ryusuke Egawa, Ken-ichi Suzuki, Tadao Nakamura:
A Systolic Memory Architecture for Fast Codebook Design based on MMPDCL Algorithm. ITCC (1) 2004: 572-578 - 2001
- [c1]Masa-Aki Fukase, Ryusuke Egawa, Tomoaki Sato, Tadao Nakamura:
Scaling Up Of Wave Pipelines. VLSI Design 2001: 439-445
Coauthor Index
aka: Youichi Shimomura
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-12-10 21:44 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint