default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDACM Transactions on Design Automation of Electronic Systems, Volume 30
Volume 30, Number 1, 2025
- Quan Zhou
, Si Cai, Jianjun Li, Yi Gao, Zhi Qu, Tao Jin:
Deadline and Period Assignment for Guaranteeing Timely Response of the Cyber-Physical System. 1-26 - Dina Hussein, Taha Belkhouja, Ganapati Bhat, Jana Doppa:
Sensor-Aware Data Imputation for Time-Series Machine Learning on Low-Power Wearable Devices. 1-27 - Guiqi Mo, Yimin Xia, Jianhong Ou, Shuting Cai, Xiaoming Xiong:
Layout Congestion Prediction Based on Regression-ViT. 1-21 - Shiyuan Huang, Fangxin Liu, Tian Li, Zongwu Wang, Ning Yang, Haoming Li, Li Jiang:
STCO: Enhancing Training Efficiency via Structured Sparse Tensor Compilation Optimization. 1-22 - Hadi Esmaeilzadeh, Soroush Ghodrati, Andrew B. Kahng, Sean Kinzer, Susmita Dey Manasi, Sachin S. Sapatnekar, Zhiang Wang:
Performance Analysis of CNN Inference/Training with Convolution and Non-Convolution Operations on ASIC Accelerators. 1-34 - Anna Bernasconi, Valentina Ciriani, Jordi Cortadella, Marco Costa, Tiziano Villa:
Area-driven Boolean bi-decomposition by function approximation. 1-21 - Irith Pomeranz:
SHAREDD: Sharing of Test Data and Design-for-Testability Logic for Transition Fault Tests under Standard Scan. 1-13 - Sonam Sharma, Dipanjan Roy, Digambar Pawar:
PROTECTS: Progressive Rtl Obfuscation with ThrEshold Control Technique during architectural Synthesis. 1-34
Volume 30, Number 2, March 2025
- Noel Daniel Gundi, Sanghamitra Roy, Koushik Chakraborty:
STRIVE: Empowering a Low Power Tensor Processing Unit with Fault Detection and Error Resilience. 16:1-16:25 - Donghao Fang, Boyang Zhang, Hailiang Hu, Wuxi Li, Bo Yuan, Jiang Hu:
Global Placement Exploiting Soft 2D Regularity. 17:1-17:21 - Xiaoman Yang, Haibao Chen, Yuhan Zhang, Tianshu Hou, Pengpeng Ren, Runsheng Wang, Zhigang Ji, Ru Huang:
Physics-Informed Learning Based Multiphysics Simulation for Fast Transient TSV Electromigration Analysis. 18:1-18:22 - Srijeeta Maity, Anirban Majumder, Rudrajyoti Roy, Ashish R. Hota, Soumyajit Dey:
Harnessing Machine Learning in Dynamic Thermal Management in Embedded CPU-GPU Platforms. 19:1-19:32 - Zhihao Xu, Shikai Guo, Xiaochen Li, Zun Wang, He Jiang:
SIMTAM: Generation Diversity Test Programs for FPGA Simulation Tools Testing Via Timing Area Mutation. 20:1-20:25 - Chenyi Wen, Haonan Du, Jiayi Wang, Zhengrui Chen, Li Zhang, Qi Sun, Cheng Zhuo:
PACE: A Piece-Wise Approximate Floating-Point Divider with Runtime Configurability and High Energy Efficiency. 21:1-21:23 - Gaoyang Zhao, Junzhong Shen, Rongzhen Lin, Hua Li, Yaohua Wang:
ISOAcc: In-situ Shift Operation-based Accelerator For Efficient in-SRAM Multiplication. 22:1-22:24 - Nikolaos Ioannis Deligiannis, Tobias Faller, Josie Esteban Rodriguez Condia, Riccardo Cantoro, Bernd Becker, Matteo Sonza Reorda:
Enhancing the Effectiveness of STLs for GPUs via Bounded Model Checking. 23:1-23:24 - Sairam Sri Vatsavai, Venkata Sai Praneeth Karempudi, Ishan G. Thakkar:
HEANA: A Hybrid Time-Amplitude Analog Optical Accelerator with Flexible Dataflows for Energy-Efficient CNN Inference. 24:1-24:37 - Muhammad Rashedul Haq Rashed, Sven Thijssen, Sumit Jha, Rickard Ewetz:
LOGIC: Logic Synthesis for Digital In-Memory Computing. 25:1-25:27 - Stéphane Pouget, Louis-Noël Pouchet, Jason Cong:
Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach. 26:1-26:44 - Guoqing Li, Rengang Li, Tuo Li, Tinghuan Chen, Meng Zhang, Henk Corporaal:
Algorithm-Hardware Co-design for Accelerating Depthwise Separable CNNs. 27:1-27:22 - Jinchao Chen, Yang Wang, Ying Zhang, Yantao Lu, Qing Li, Qiuhao Shu:
Non-Preemptive Scheduling of Periodic Tasks with Data Dependencies in Heterogeneous Multiprocessor Embedded Systems. 28:1-28:25 - Yi-Ting Lin, Kang-Ting Fan, Iris Hui-Ru Jiang:
Multi-Row Guiding Template Design for Lamellar Directed Self-Assembly with Self-Aligned Via Process. 29:1-29:17 - Huayang Cai, Pengcheng Huang, Genggeng Liu, Xing Huang, Yidan Jing, Wenhao Liu, Ting-Chi Wang:
SPTA 2.0: Enhanced Scalable Parallel Track Assignment Algorithm with Two-Stage Partition Considering Timing Delay. 30:1-30:23 - Yuhao Zhou, Jianhui Jiang, Zhenxue He, Ying Zhang, Chengcheng Chen, Zhanhui Shi, Wei Zhang, Keying Yang:
An Efficient Area and Reliability Optimization Method for MPRM Circuits Based on High-dimensional Genetic Algorithm. 31:1-31:22 - Yike Zhou, Yanyan Jiang, Jian Lu:
Unveiling Cross-checking Opportunities in Verilog Compilers. 32:1-32:23 - Juan-David Guerrero-Balaguera, Josie Esteban Rodriguez Condia, Matteo Sonza Reorda:
Effective Fault Effects Evaluation for Permanent Faults in GPUs executing DNNs. 33:1-33:33
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-03-04 21:11 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
