default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDVLSI-DAT 2021: Hsinchu, Taiwan
- International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021, Hsinchu, Taiwan, April 19-22, 2021. IEEE 2021, ISBN 978-1-6654-1915-4
- Jie-Wei Lai:
Opportunity and Challenge of Chiplet-Based HPC and AIoT. 1-2 - Yu-Sheng Lin, Wei-Chao Chen, Trista Pei-Chun Chen:
Tensor-Centric Processor Architecture for Applications in Advanced Driver Assistance Systems. 1-3 - Bo-Wei Chen, Yung-Hui Chung, Chia-Ming Tsai:
An 8-Bit 1.25-GS/s 2.5-GHz ERBW Folding-Subrange ADC with Power-Efficient Metastability Error Reduction Technique. 1-4 - Lih-Yih Chiou, Jing-Yu Huang, Chi-Kuan Li, Chen-Chung Tsai:
A Reliable Near-Threshold Voltage SRAM-Based PUF Utilizing Weight Detection Technique. 1-4 - Guan-Yu Su, Zhi-Heng Kang, Shen-Iuan Liu:
An Adaptive Loop Gain Tracking Digital PLL Using Spectrum-Balancing Technique. 1-4 - Kun-Chih Jimmy Chen
, Chun-Chuan Wang, Cheng-Kang Tsai, Jing-Wen Liang:
Dynamic Mapping Mechanism to Compute DNN Models on a Resource-limited NoC Platform. 1-4 - Ying-Yao Huang, Chang-Tzu Lin, Wei-Lun Liang, Hung-Ming Chen:
Learning Based Placement Refinement to Reduce DRC Short Violations. 1-4 - Tsung-Wei Huang:
Machine Learning System-Enabled GPU Acceleration for EDA. 1 - Po-Hsin Lin, Chang-Lin Shih, Davy P. Y. Wong, Pai H. Chou:
Gait Parameters Analysis Based on Leg-and-shoe-mounted IMU and Deep Learning. 1-4 - Bo-En Chen, Bo-Yen Lin, Bo-Cheng Lai:
Reconfigurable Database Processor for Query Acceleration on FPGA. 1-4 - Han-Sheng Huang, Ming-Dou Ker:
Design of 2xVDD-Tolerant Power-Rail ESD Clamp Circuit Against False Trigger During Fast Power-ON Events. 1-4 - Samuel Liu, Jen-Ho Kuo, Luba Tang, Ning-Chi Huang, Der-Yu Tsai, M.-H. Yang, Kai-Chiang Wu:
ONNC Compiler Used in Fault-Mitigating Mechanisms Analysis on NVDLA-Based and ReRAM-Based Edge AI Chip Design. 1-7 - Matthias Eberlein, Harald Pretl:
A Compact Thermal Sensor with Duty-Cycle Modulation on 1200 µm2 in 7nm FinFET. 1-4 - Chang Hao, Xu Yong, Tianming Ni:
A Test Method for Large-size TSV Considering Resistive Open Fault and Leakage Fault Coexistence. 1-4 - Kun-Chih Jimmy Chen, Jing-Wen Liang, Yueh-Chi Yang, Hsiang-Ling Tai, Jo-Chiao Ku, Jui-Cheng Wang:
Embedded Bearing Fault Detection Platform Design for the Drivetrain System in the Future Industry 4.0 Era. 1-4 - Chia-Ning Liu, Yu-An Lai, Chih-Hung Kuo, Shi-An Zhan:
Design of 2D Systolic Array Accelerator for Quantized Convolutional Neural Networks. 1-4 - Sying-Jyan Wang, Tzu-Heng Chang, Katherine Shu-Min Li:
Machine Learning Assisted Challenge Selection for Modeling Attack Resistance in Strong PUFs. 1-4 - Min-Yan Su, Wei-Chen Lin, Yen-Ting Kuo, Chien-Mo James Li, Eric Jia-Wei Fang, Sung S.-Y. Hsueh:
Chip Performance Prediction Using Machine Learning Techniques. 1-4 - Yen-Ting Chen, Mao-Ling Chiu, How-Wei Teng, Tsung-Hsien Lin:
A Hybrid Supply Modulator for 10-MHz LTE Power Amplifier with 17.3% PAE Improvement. 1-2 - Pin-Han Chen:
Intelligence Everywhere: The Challenges and Opportunities for Semiconductor Designs. 1-2 - Venkatesh G. Kadlimatti, Sumit Bhat:
Shutdown mode implementation for Boost and Inverting Buck-Boost converter. 1-4 - Ling-Yen Song, Chih-Shen Yeh, Chien-Nan Liu, Juinn-Dar Huang:
Storage-Aware Scheduling Algorithm for Reservoir Switching Minimization on Digital Microfluidic Biochips. 1-4 - You-Xin Ling, Tsung-Heng Tsai:
A 6.78MHz Wireless Power Transfer System with Maximum Power Tracking over Wide Load Range. 1-4 - Yu-Hsien Lin, Chi Liu, Chia-Lin Hu, Kang-Yu Chang, Jia-Yin Chen, Shyh-Jye Jou:
A Reconfigurable In-SRAM Computing Architecture for DCNN Applications. 1-2 - Iris Hui-Ru Jiang, Yao-Wen Chang, Jiun-Lang Huang, Chung-Ping Chen:
Opportunities for 2.5/3D Heterogeneous SoC Integration. 1 - Hiroshi Doyu, Roberto Morabito, Martina Brachmann:
A TinyMLaaS Ecosystem for Machine Learning in IoT: Overview and Research Challenges. 1-5 - M. D. Arafat Kabir, Weishiun Hung, Tsung-Yi Ho, Yarui Peng:
Holistic and In-Context Design Flow for 2.5D Chiplet-Package Interaction Co-Optimization. 1-4 - Chia-Wei Kao, Che-Wei Hsu, Jia-Sheng Huang, Yu-Cheng Huang, Shih-Che Kuo, Chia-Hung Chen:
A 677-μW 90-dB DR 16-kHz BW Incremental ΔΣ ADC for Sensor Interfaces. 1-2 - Siya Bao, Masashi Tawada, Shu Tanaka, Nozomu Togawa:
An Approach to the Vehicle Routing Problem with Balanced Pick-up Using Ising Machines. 1-4 - Victor M. van Santen, Linda Schillinger, Hussam Amrouch:
Self-Heating Effects from Transistors to Gates. 1-4 - Yen-Min Tseng, Yu-Chi Yen, Shen-Iuan Liu:
A Digital Phase-Locked Loop With Background Supply Noise Cancellation. 1-4
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-19 20:51 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
