"An Area-Efficient Relaxed Half-Stochastic Decoding Architecture for ..."

Xin-Ru Lee et al. (2015)

> Home

Details and statistics

DOI: 10.1109/TCSII.2014.2368616

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/LeeYCCL15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/LeeYCCL15
Xin-Ru Lee, Chih-Wen Yang, Chih-Lung Chen, Hsie-Chia Chang, Chen-Yi Lee:
An Area-Efficient Relaxed Half-Stochastic Decoding Architecture for Nonbinary LDPC Codes. IEEE Trans. Circuits Syst. II Express Briefs 62-II(3): 301-305 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.