"A 250-Mb/s to 6-Gb/s Referenceless Clock and Data Recovery Circuit With ..."

Jayoung Kim et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TCSII.2015.2503721

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/KimSYHBK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/KimSYHBK17
Jayoung Kim, Junyoung Song, Jungtaek You, Sewook Hwang, Sang-Geun Bae, Chulwoo Kim:
A 250-Mb/s to 6-Gb/s Referenceless Clock and Data Recovery Circuit With Clock Frequency Multiplier. IEEE Trans. Circuits Syst. II Express Briefs 64-II(6): 650-654 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.