"High resolution digital-to-time converter for low jitter digital PLLs."

Anil Chawda et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ICECS.2014.7049912

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/ChawdaPLG14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/ChawdaPLG14
Anil Chawda, Pallavi Paliwal, Priyank Laad, Shalabh Gupta:
High resolution digital-to-time converter for low jitter digital PLLs. ICECS 2014: 25-28

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.