"In-Package Domain-Specific ASICs for Intel® Stratix® 10 FPGAs: A ..."

Eriko Nurvitadhi et al. (2018)

> Home

Details and statistics

DOI: 10.1145/3174243.3174966

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/NurvitadhiCMMNC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/NurvitadhiCMMNC18
Eriko Nurvitadhi, Jeffrey J. Cook, Asit K. Mishra, Debbie Marr, Kevin Nealis, Philip Colangelo, Andrew C. Ling, Davor Capalija, Utku Aydonat, Sergey Y. Shumarayev, Aravind Dasu:
In-Package Domain-Specific ASICs for Intel® Stratix® 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC(Abstract Only). FPGA 2018: 287

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.