"Power reduction techniques for an 8-core xeon® processor."

Stefan Rusu et al. (2009)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2009.5326028

access: closed

type: Conference or Workshop Paper

metadata version: 2020-07-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/RusuTMSACVRKV09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/RusuTMSACVRKV09
Stefan Rusu, Simon M. Tam, Harry Muljono, Jason Stinson, David Ayers, Jonathan Chang, Raj Varada, Matt Ratta, Sailesh Kottapalli, Sujal Vora:
Power reduction techniques for an 8-core xeon® processor. ESSCIRC 2009: 340-343

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.