"Min-Delay Margin/Error Detection and Correction for Flip-Flops and Pulsed ..."

Pascal Andreas Meinerzhagen et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2019.8902924

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/MeinerzhagenKMN19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/MeinerzhagenKMN19
Pascal Andreas Meinerzhagen, Sandip Kundu, Andres Malavasi, Trang Nguyen, Muhammad M. Khellah, James W. Tschanz, Vivek De:
Min-Delay Margin/Error Detection and Correction for Flip-Flops and Pulsed Latches in 10-nm CMOS. ESSCIRC 2019: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.