"Simulation of serial RRAM cell based on a Verilog-A compact model."

Binbin Yang et al. (2021)

> Home

Details and statistics

DOI: 10.1109/DCIS53048.2021.9666174

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dcis/YangAMGRRGCF21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dcis/YangAMGRRGCF21
Binbin Yang, Daniel Arumí, Salvador Manich, Álvaro Gómez-Pau, Rosa Rodríguez-Montañés, Juan Bautista Roldán, Mireia Bargallo González, Francesca Campabadal, Liang Fang:
Simulation of serial RRAM cell based on a Verilog-A compact model. DCIS 2021: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.