default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDRamakrishnan Venkatraman
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2023
[c17]Amarsagar Reddy Ramapuram Matavalam, R. Venkatraman, Venkataramana Ajjarapu:
Accurate Representation of Distribution System Dynamics in Bulk System Studies by Clusters of Composite Load Models. IAS 2023: 1-5
2010 – 2019
- 2018
- [i1]Ramakrishnan Venkatraman, Siddhartha Kumar Khaitan, Venkataramana Ajjarapu:
Dynamic Co-Simulation Methods for Combined Transmission-Distribution System and Integration Time Step Impact on Convergence. CoRR abs/1801.01185 (2018) - 2012
- [c16]Ramamurthy Vishweshwara, Mahita Nagabhiru
, Ramakrishnan Venkatraman:
Placement aware clock gate cloning and redistribution methodology. ISQED 2012: 432-436 - [c15]Srinivas Vooka, Khushboo Agarwal, Abhijeet Shrivastava, Pranav Murthy, Ramakrishnan Venkatraman:
A Silicon Testing Strategy for Pulse-Width Failures. VLSI Design 2012: 352-357 - 2011
- [c14]S. M. Stalin, Amit Brahme, Ramakrishnan Venkatraman, Ajoy Mandal:
DFM: Impact analysis in a high performance design. ISQED 2011: 110-115 - [c13]Sreekanth Soman, Amit Brahme, Ramakrishnan Venkatraman, Raashid Shaikh, Santhosh Thiyagaraja, Mahendrasing Patil:
Ensuring On-Die Power Supply Robustness in High-Performance Designs. VLSI Design 2011: 220-225
2000 – 2009
- 2009
- [c12]R. Venkatraman, R. Castagnetti, Andres Teene, Benjamin Mbouombouo, S. Ramesh:
Power & variability test chip architecture and 45nm-generation silicon-based analysis for robust, power-aware SoC design. ISQED 2009: 27-32 - [c11]Parimala Viswanath, Pranav Murthy, Debajit Das, R. Venkatraman, Ajoy Mandal, Arvind Veeravalli, H. Udayakumar:
Optimization strategies to improve statistical timing. ISQED 2009: 476-481 - [c10]Ramamurthy Vishweshwara, Ramakrishnan Venkatraman, Vipul Kadodwala:
Early clock prototyping for design analysis and quality entitlement. ISQED 2009: 641-646 - [c9]Ramamurthy Vishweshwara, Ramakrishnan Venkatraman, H. Udayakumar, N. V. Arvind:
An Approach to Measure the Performance Impact of Dynamic Voltage Fluctuations Using Static Timing Analysis. VLSI Design 2009: 519-524 - [c8]R. Venkatraman, Shrikrishna Pundoor, Arun Koithyar, Madhusudan Rao, Jagdish C. Rao:
Optimisation Quality Assessment in Large, Complex SoC Designs Challenges and Solutions. VLSI Design 2009: 525-530 - 2006
- [c7]R. Venkatraman, R. Castagnetti, S. Ramesh:
The Statistics of Device Variations and its Impact on SRAM Bitcell Performance, Leakage and Stability. ISQED 2006: 190-195 - [c6]Bhaskar J. Karmakar, V. Kalyana Chakravarty, R. Venkatraman, Jagdish C. Rao:
Enabling Quality and Schedule Predictability in SoC Design using HandoffQC. ISQED 2006: 769-774 - 2005
- [j3]Ashoka K. S. Bhat, Ramakrishnan Venkatraman:
A Soft-Switched Full-Bridge Single-Stage AC-to-DC Converter With Low-Line-Current Harmonic Distortion. IEEE Trans. Ind. Electron. 52(4): 1109-1116 (2005) - [c5]R. Castagnetti, R. Venkatraman, Brandon Bartz, Carl Monzel, T. Briscoe, Andres Teene, S. Ramesh:
A High-Performance SRAM Technology With Reduced Chip-Level Routing Congestion for SoC. ISQED 2005: 193-196 - 2003
- [c4]F. Duan, R. Castagnetti, R. Venkatraman, O. Kobozeva, S. Ramesh:
Design and Use of Memory-Specific Test Structures to Ensure SRAM Yield and Manufacturability. ISQED 2003: 119-124 - 2002
- [c3]Karanth Shankaranarayana, Soujanna Sarkar, R. Venkatraman, Shyam S. Jagini, N. Venkatesh, Jagdish C. Rao, H. Udayakumar, M. Sambandam, K. P. Sheshadri, S. Talapatra, Parag Mhatre, Jais Abraham, Rubin A. Parekhji:
Challenges in the Design of a Scalable Data-Acquisition and Processing System-on-Silicon. ASP-DAC/VLSI Design 2002: 781-788 - 2000
- [j2]R. Venkatraman, S. Venkatraman:
Rule-based system application for a technical problem in inventory issue. Artif. Intell. Eng. 14(2): 143-152 (2000) - [j1]Ramakrishnan Venkatraman, Ashoka K. S. Bhat, Mark Edmunds:
Soft-switching single-stage AC-to-DC converter with low harmonic distortion. IEEE Trans. Aerosp. Electron. Syst. 36(4): 1190-1203 (2000) - [c2]R. Venkatraman, Lalit M. Patnaik:
An evolutionary approach to timing driven FPGA placement. ACM Great Lakes Symposium on VLSI 2000: 81-85
1990 – 1999
- 1994
- [c1]C. Armstrong, R. Venkatraman:
Common Ada bindings to compartmented mode workstations. WADAS 1994: 63-73
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2025-01-21 00:19 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
