default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDAmogh Agrawal
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2022
[c9]Adarsh Kosta, Efstathia Soufleri, Indranil Chakraborty, Amogh Agrawal, Aayush Ankit, Kaushik Roy:
HyperX: A Hybrid RRAM-SRAM partitioned system for error recovery in memristive Xbars. DATE 2022: 88-91- 2021
- [j14]Amogh Agrawal
, Deboleena Roy, Utkarsh Saxena, Kaushik Roy:
Embracing Stochasticity to Enable Neuromorphic Computing at the Edge. IEEE Des. Test 38(6): 28-35 (2021) - [j13]Amogh Agrawal, Cheng Wang, Tanvi Sharma, Kaushik Roy:
Magnetoresistive Circuits and Systems: Embedded Non-Volatile Memory to Crossbar Arrays. IEEE Trans. Circuits Syst. I Regul. Pap. 68(6): 2281-2294 (2021) - [c8]Nitin Rathi, Amogh Agrawal, Chankyu Lee, Adarsh Kumar Kosta, Kaushik Roy:
Exploring Spike-Based Learning for Neuromorphic Computing: Prospects and Perspectives. DATE 2021: 902-907 - [c7]Tanvi Sharma, Cheng Wang, Amogh Agrawal, Kaushik Roy:
Enabling Robust SOT-MTJ Crossbars for Machine Learning using Sparsity-Aware Device-Circuit Co-design. ISLPED 2021: 1-6 - [i9]Amogh Agrawal, Mustafa Fayez Ali, Minsuk Koo, Nitin Rathi, Akhilesh Jaiswal, Kaushik Roy:
IMPULSE: A 65nm Digital Compute-in-Memory Macro with Fused Weights and Membrane Potential for Spike-based Sequential Learning Tasks. CoRR abs/2105.08217 (2021) - 2020
- [j12]Amogh Agrawal, Adarsh Kosta, Sangamesh Kodge, Dong Eun Kim, Kaushik Roy:
CASH-RAM: Enabling In-Memory Computations for Edge Inference Using Charge Accumulation and Sharing in Standard 8T-SRAM Arrays. IEEE J. Emerg. Sel. Topics Circuits Syst. 10(3): 295-305 (2020) - [j11]Amogh Agrawal, Adarsh Kosta, Sangamesh Kodge, Dong Eun Kim, Kaushik Roy:
Erratum to "CASH-RAM: Enabling In-Memory Computations for Edge Inference Using Charge Accumulation and Sharing in Standard 8T-SRAM Arrays". IEEE J. Emerg. Sel. Topics Circuits Syst. 10(4): 588 (2020) - [j10]Aayush Ankit, Indranil Chakraborty, Amogh Agrawal, Mustafa Fayez Ali, Kaushik Roy:
Circuits and Architectures for In-Memory Computing-Based Machine Learning Accelerators. IEEE Micro 40(6): 8-22 (2020) - [j9]Indranil Chakraborty, Mustafa Fayez Ali, Aayush Ankit, Shubham Jain, Sourjya Roy, Shrihari Sridharan, Amogh Agrawal, Anand Raghunathan, Kaushik Roy:
Resistive Crossbars as Approximate Hardware Building Blocks for Machine Learning: Opportunities and Challenges. Proc. IEEE 108(12): 2276-2310 (2020) - [j8]Mustafa Fayez Ali, Akhilesh Jaiswal, Sangamesh Kodge, Amogh Agrawal, Indranil Chakraborty, Kaushik Roy:
IMAC: In-Memory Multi-Bit Multiplication and ACcumulation in 6T SRAM Array. IEEE Trans. Circuits Syst. I Regul. Pap. 67-I(8): 2521-2531 (2020) - [j7]Akhilesh Jaiswal, Robert Andrawis, Amogh Agrawal, Kaushik Roy:
Functional Read Enabling In-Memory Computations in 1Transistor - 1Resistor Memory Arrays. IEEE Trans. Circuits Syst. 67-II(12): 3347-3351 (2020) - [j6]Akhilesh Jaiswal, Amogh Agrawal, Mustafa Fayez Ali, Saima Sharmin, Kaushik Roy:
i-SRAM: Interleaved Wordlines for Vector Boolean Operations Using SRAMs. IEEE Trans. Circuits Syst. 67-I(12): 4651-4659 (2020) - [j5]Amogh Agrawal, Indranil Chakraborty, Deboleena Roy, Utkarsh Saxena, Saima Sharmin, Minsuk Koo, Yong Shim, Gopalakrishnan Srinivasan, Chamika M. Liyanagedera, Abhronil Sengupta, Kaushik Roy:
Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies. IEEE Trans. Very Large Scale Integr. Syst. 28(12): 2481-2494 (2020) - [c6]Kaushik Roy, Indranil Chakraborty, Mustafa Fayez Ali, Aayush Ankit, Amogh Agrawal:
In-Memory Computing in Emerging Memory Technologies for Machine Learning: An Overview. DAC 2020: 1-6 - [c5]Mustafa Fayez Ali, Amogh Agrawal, Kaushik Roy:
RAMANN: in-SRAM differentiable memory computations for memory-augmented neural networks. ISLPED 2020: 61-66 - [i8]Mustafa Fayez Ali, Akhilesh Jaiswal, Sangamesh Kodge, Amogh Agrawal, Indranil Chakraborty, Kaushik Roy:
IMAC: In-memory multi-bit Multiplication andACcumulation in 6T SRAM Array. CoRR abs/2003.12558 (2020)
2010 – 2019
- 2019
- [j4]Amogh Agrawal, Aayush Ankit, Kaushik Roy:
SPARE: Spiking Neural Network Acceleration Using ROM-Embedded RAMs as In-Memory-Computation Primitives. IEEE Trans. Computers 68(8): 1190-1200 (2019) - [j3]Amogh Agrawal, Akhilesh Jaiswal, Deboleena Roy, Bing Han, Gopalakrishnan Srinivasan, Aayush Ankit, Kaushik Roy:
Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM Compute Arrays. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(8): 3064-3076 (2019) - [j2]Akhilesh Jaiswal, Indranil Chakraborty, Amogh Agrawal, Kaushik Roy:
8T SRAM Cell as a Multibit Dot-Product Engine for Beyond Von Neumann Computing. IEEE Trans. Very Large Scale Integr. Syst. 27(11): 2556-2567 (2019) - [c4]Akhilesh Jaiswal, Amogh Agrawal, Indranil Chakraborty, Mustafa Fayez Ali, Kaushik Roy:
Digital and Analog-Mixed-Signal In-Memory Processing in CMOS SRAM. ACM Great Lakes Symposium on VLSI 2019: 371 - [c3]Akhilesh Jaiswal, Amogh Agrawal, Indranil Chakraborty, Deboleena Roy, Kaushik Roy:
On Robustness of Spin-Orbit-Torque Based Stochastic Sigmoid Neurons for Spiking Neural Networks. IJCNN 2019: 1-6 - [i7]Amogh Agrawal, Chankyu Lee, Kaushik Roy:
X-CHANGR: Changing Memristive Crossbar Mapping for Mitigating Line-Resistance Induced Accuracy Degradation in Deep Neural Networks. CoRR abs/1907.00285 (2019) - 2018
- [j1]Amogh Agrawal, Akhilesh Jaiswal, Chankyu Lee, Kaushik Roy:
X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories. IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(12): 4219-4232 (2018) - [c2]Amogh Agrawal, Kaushik Roy:
RECache: ROM-Embedded 8-Transistor SRAM Caches for Efficient Neural Computing. SiPS 2018: 19-24 - [i6]Akhilesh Jaiswal, Indranil Chakraborty, Amogh Agrawal, Kaushik Roy:
8T SRAM Cell as a Multi-bit Dot Product Engine for Beyond von-Neumann Computing. CoRR abs/1802.08601 (2018) - [i5]Indranil Chakraborty, Amogh Agrawal, Kaushik Roy:
Proposal for a Low Voltage Analog-to-Digital Converter using Voltage Controlled Stochastic Switching of Low Barrier Nanomagnets. CoRR abs/1803.01431 (2018) - [i4]Amogh Agrawal, Akhilesh Jaiswal, Bing Han, Gopalakrishnan Srinivasan, Kaushik Roy:
Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM Compute Arrays. CoRR abs/1807.00343 (2018) - 2017
- [i3]Akhilesh Jaiswal, Amogh Agrawal, Kaushik Roy:
Proposal for a Leaky Integrate Fire Spiking Neuron Using Voltage Driven Domain Wall Motion. CoRR abs/1705.06942 (2017) - [i2]Amogh Agrawal, Aayush Ankit, Kaushik Roy:
SPARE: Spiking Networks Acceleration Using CMOS ROM-Embedded RAM as an In-Memory-Computation Primitive. CoRR abs/1711.07546 (2017) - [i1]Amogh Agrawal, Akhilesh Jaiswal, Kaushik Roy:
X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories. CoRR abs/1712.05096 (2017) - 2014
- [c1]Niranjan Kumar, Amogh Agrawal, Sujay Deb:
Cuffless BP measurement using a correlation study of pulse transient time and heart rate. ICACCI 2014: 1538-1541
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-08-05 21:17 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
