default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDThe Journal of VLSI Signal Processing, Volume 43
Volume 43, Number 1, April 2006
- Won Namgoong:
Editorial. 5 - Honglei Zhang, Dennis Goeckel, Shuangqing Wei, Moe Z. Win
:
Rapid Hybrid Acquisition of Ultra-Wideband Signals. 7-23 - On Wa Yeung, Keith M. Chugg:
An Iterative Algorithm and Low Complexity Hardware Architecture for Fast Acquisition of Long PN Codes in UWB Systems. 25-42 - Sakari Tiuraniemi, Lucian-Vasile Stoica, Alberto Rabbachin, Ian J. Oppermann:
A VLSI Implementation of Low Power, Low Data Rate UWB Transceiver for Location and Tracking Applications. 43-58 - Lei Feng, Won Namgoong:
An Analog/Digital Baseband Processor Design of a UWB Channelized Receiver for Transmitted Reference Signals. 59-71 - Ebrahim Saberinia, K. C. Chang, Gerald E. Sobelman, Ahmed H. Tewfik:
Implementation of a Multi-band Pulsed-OFDM Transceiver. 73-88 - A. O. Boryssenko, D. H. Schaubert:
Electromagnetics-Related Aspects of Signaling and Signal Processing for UWB Short Range Radios. 89-104 - Chao Cheng, Keshab K. Parhi:
Hardware efficient fast computation of the discrete fourier transform. 105-106
Volume 43, Numbers 2-3, June 2006
- Andy D. Pimentel, Stamatis Vassiliadis:
Editorial. 111 - Jarmo Takala, Konsta Punkka:
Scalable FFT Processors and Pipelined Butterfly Units. 113-123 - Michael Hosemann, Gerhard P. Fettweis:
On Enhancing SIMD-controlled DSPs for Performing Recursive Filtering. 125-142 - Michael J. Schulte, John Glossner, Sanjay Jinturkar, Mayan Moudgill, Suman Mamidi, Stamatis Vassiliadis:
A Low-Power Multithreaded Processor for Software Defined Radio. 143-159 - Elena Moscu Panainte, Koen Bertels, Stamatis Vassiliadis:
Interprocedural Compiler Optimization for Partial Run-Time Reconfiguration. 161-172 - Jérôme Lemaitre, Sylvain Alliot, Ed F. Deprettere:
Requirements for Interfacing IP-Components in Re-configurable Platforms. 173-184 - Erno Salminen, Tero Kangas, Timo D. Hämäläinen, Jouni Riihimäki, Vesa Lahtinen, Kimmo Kuusilinna:
HIBI Communication Network for System-on-Chip. 185-205 - John McAllister, Roger F. Woods, Richard L. Walke, Darren Gerard Reilly:
Multidimensional DSP Core Synthesis for FPGA. 207-221 - Holger Blume, Thorsten von Sydow, Tobias G. Noll:
A Case Study for the Application of Deterministic and Stochastic Petri Nets in the SoC Communication Domain. 223-233 - Jianjiang Ceng, Weihua Sheng, Manuel Hohenauer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Gunnar Braun:
Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting. 235-246 - Jürgen Teich, Shuvra S. Bhattacharyya:
Analysis of Dataflow Programs with Interval-limited Data-rates. 247-258
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-22 19:46 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
