default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIntegration, Volume 97
Volume 97, 2024
- J. Charles Rajesh kumar, Raghavendra. D. Kulkarni, M. A. Majid:
Energy-efficient architecture for high-performance FIR adaptive filter using hybridizing CSDTCSE-CRABRA based distributed arithmetic design: Noise removal application in IoT-based WSN. 102172 - Adan Torralba Ayance
, Alejandro Díaz-Sánchez:
gm/ID methodology applied to ring oscillators. 102173 - Xue Gong, Ao Shen, Tianxiang Feng, Guorui Xu, Shize Guo, Fan Zhang:
Double laser-faults based PFA on cryptographic circuits with algebraic analysis. 102174 - Saurabh Dhiman, Hitesh Shrimali:
On Minimizing Charge Injection Error Using Multi-Dummy Switches With Enhanced Linearity. 102175 - Mohamed El-Sharkawy, Miran Wael, Maggie Mashaly, Eman Azab:
Re-configurable parallel Feed-Forward Neural Network implementation using FPGA. 102176 - Jooyeon Jeong, Taewhan Kim:
Placement legalization for heterogeneous cells of non-integer multiple-heights. 102177 - Ritu Daryani, Bhawna Aggarwal:
Nature inspired algorithm based design of near ideal fractional order low pass Chebyshev filters and their realization using OTAs and CCII. 102185 - Prasha Srivastava, Pawan Kumar, Zia Abbas:
Qualitative data augmentation for performance prediction in VLSI circuits. 102186 - Lokesh Soni, Neeta Pandey:
A low power Schmitt-trigger driven 10T SRAM Cell for high speed applications. 102187 - Aminur Rahaman, Abhijit Chandra:
On the minimization of multiplier-adders for powers-of-two filter using a novel right to left (R2L) algorithm. 102188 - Bowen Jiang, Liang Pang, Feng Liu:
Integration mixer: An efficient mixed neural network for memory dynamic stability analysis in high dimensional variation space. 102189 - Qingping Zhang, Wenfa Zhan, Xiaoqing Wen:
A new die-level flexible design-for-test architecture for 3D stacked ICs. 102190 - Yavar Safaei Mehrabani, Reza Faghih Mirzaee:
DAFA: Dynamic approximate full adders for high area and energy efficiency. 102191 - Djamel Herbadji, Abderrahmane Herbadji, Ismail Haddad, Hichem Kahia, Aïssa Belmeguenaï, Nadir Derouiche:
An enhanced logistic chaotic map based tweakable speech encryption algorithm. 102192 - Yassine Attaoui, Mohamed Chentouf, Zine El Abidine Alaoui Ismaili, Aimad El Mourabit:
Enhancing cell delay accuracy in post-placed netlists using ensemble tree-based algorithms. 102193 - Saurabh Dhiman, Hitesh Shrimali:
Corrigendum to "On minimizing charge injection error using multi-dummy switches with enhanced linearity" [Integration volume 97 (2024) 102175]. 102194 - Zhe Sun, Zimeng Zhou, Fang-Wei Fu:
Optimizing code allocation for hybrid on-chip memory in IoT systems. 102195 - Yu Xie, Qiang Lai:
A memristive neural network with features of asymmetric coexisting attractors and large-scale amplitude control. 102196 - Mohamed Salah Azzaz, Redouane Kaibou, Bachir Madani:
Co-design based FPGA implementation of an efficient new speech hyperchaotic cryptosystem in the transform domain. 102197 - Qiyan Sun, Ruiyong Tu, Jin Xie, Yihong Gong, Sini Wu, Jinghu Li, Zhicong Luo:
A rail-to-rail high speed comparator with LVDS output in 0.18-μm SiGe BiCMOS Technology. 102198 - Hui Xu, Shuo Zhu, Ruijun Ma, Zhengfeng Huang, Huaguo Liang, Haojie Sun, Chaoming Liu:
Design of novel low cost triple-node-upset self-recoverable hardened latch. 102199 - Mengdi Zhao, Hongjun Liu:
A non-degenerate n-dimensional integer domain chaotic map model with application to PRNG. 102200 - Lin Jiang, Anthony Dowling, Yu Liu, Ming-C. Cheng:
Ensemble learning model for effective thermal simulation of multi-core CPUs. 102201 - Sachin Sachdeva, Jincong Lu, Hussam Amrouch, Sheldon X.-D. Tan:
Exploring BTI aging effects on spatial power density and temperature profiles of VLSI chips. 102202 - A. N. Busygin, S. Yu. Udovichenko, A. D. Pisarev, A. H. A. Ebrahim, A. A. Gubin:
A logic device based on memristor-diode crossbar and CMOS periphery as spike router for hardware neural network. 102203 - Zahra Hashemi, Mostafa Yargholi:
Design of CMOS fully differential multipath two-stage OTA with boosted slew rate and power efficiency. 102204 - Liwen Zhang, He Yang, Chen Yang, Jincan Zhang, Jinchan Wang:
Optimal design of mixed dielectric coaxial-annular TSV using GWO algorithm based on artificial neural network. 102205 - Yildiran Yilmaz, Fatih Gül:
Neuro-inspired hardware solutions for high-performance computing: A TiO2-based nano-synaptic device approach with backpropagation. 102206 - Jinn-Shyan Wang, Yu-Hsuan Kuo:
Design of synthesizable period-jitter sensor IP with high power reduction and variation resiliency. 102207 - Yuhai He, Jiye Huang, Yiming Pan:
A novel low-resource consumption and high-speed hardware implementation of HOG feature extraction on FPGA for human detection. 102208 - Tiedong Cheng, Hao Rao, Jinxiang Wei:
A 8.83 ppm/°C temperature coefficient, 75 dB PSRR subthreshold CMOS voltage reference with piecewise curvature compensation. 102209
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-05 21:06 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
