default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIntegration, Volume 72
Volume 72, May 2020
- Johanna Baehr
, Alessandro Bernardini, Georg Sigl, Ulf Schlichtmann:
Machine learning and structural characteristics for reverse engineering. 1-12
- Pablo Saraza-Canflanca, Javier Diaz-Fortuny, Rafael Castro-López, Elisenda Roca, Javier Martín-Martínez, Rosana Rodríguez, Montserrat Nafría, Francisco V. Fernández:
A robust and automated methodology for the analysis of Time-Dependent Variability at transistor level. 13-20 - Michele Caselli, Andrea Boni:
Modeling and design of 3-D MPPT for ultra low power RF energy harvesters. 21-28 - Saleha Bano, Ghous Bakhsh Narejo, Syed M. Usman Ali:
Flipped voltage follower based fourth order filter and its application to portable ECG acquisition system. 29-38 - M. Tanjidur Rahman, M. Sazadur Rahman, Huanyu Wang, Shahin Tajik, Waleed Khalil, Farimah Farahmandi, Domenic Forte, Navid Asadizanjani, Mark M. Tehranipoor:
Defense-in-depth: A recipe for logic locking to prevail. 39-57 - Amir Najafi, Lennart Bamberg, Alberto García Ortiz:
Misalignment-aware energy modeling of narrow buses for data encoding schemes. 58-65 - Wenfa Zhan, Zhiwei Shao:
Test patterns reordering method based on Gamma distribution. 66-71 - Feiran Liu, Chien-In Henry Chen:
High two-signal dynamic range and accurate frequency measurement for close frequency separation wideband digital receiver using adaptive gain control and adaptive thresholding. 72-81 - Lin Jiang, Yang Liu, Rui Shan, Yani Feng, Yuan Zhang, Xiaoyan Xie:
RDMM: Runtime dynamic migration mechanism of distributed cache for reconfigurable array processor. 82-91 - Anugrah Jain, Vijay Laxmi, Meenakshi Tripathi, Manoj Singh Gaur, Rimpy Bishnoi:
TRACK: An algorithm for fault-tolerant, dynamic and scalable 2D mesh network-on-chip routing reconfiguration. 92-110 - Min Pan, Lili Pang, Jiaye Xie, Yufei Han, Qiqing Xu:
A 0.6V 44.6 ppm/ºC subthreshold CMOS voltage reference with wide temperature range and inherent leakage compensation. 111-122 - Maoyuan Qin, Xinmu Wang, Baolei Mao, Dejun Mu, Wei Hu:
A formal model for proving hardware timing properties and identifying timing channels. 123-133 - Navid Khoshavi, Mohammad Maghsoudloo, Yu Bi, William Francois, Luis Gabriel Jaimes, Arman Sargolzaei:
A survey on attack vectors in stack cache memory. 134-147 - Jani Babu Shaik, Sonal Singhal, Nilesh Goel:
Analysis of SRAM metrics for data dependent BTI degradation and process variability. 148-162 - Mohamed F. Tolba, Ahmed S. Elwakil, Hammam Orabi, Mohammed Elnawawy, Fadi A. Aloul, Assim Sagahyroon, Ahmed G. Radwan:
FPGA implementation of a chaotic oscillator with odd/even symmetry and its application. 163-170 - Libao Deng, Ning Sun, Ning Fu:
Boundary scan based interconnect testing design for silicon interposer in 2.5D ICs. 171-182 - Reza Narimani, Bardia Safaei, Alireza Ejlali:
A comprehensive analysis on the resilience of adiabatic logic families against transient faults. 183-193 - Alfio Di Mauro, Davide Rossi, Antonio Pullini, Philippe Flatresse, Luca Benini:
Performance-aware predictive-model-based on-chip body-bias regulation strategy for an ULP multi-core cluster in 28 nm UTBB FD-SOI. 194-207
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-01-28 22:38 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
