default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIntegration, Volume 26
Volume 26, Number 1-2, December 1998
- Bernd Becker
:
Testing with decision diagrams. 5-20 - Irith Pomeranz, Sudhakar M. Reddy:
Delay fault models for VLSI circuits1. 21-40 - Yong Chang Kim, Kewal K. Saluja:
Sequential test generators: past, present and future. 41-54 - Hans-Joachim Wunderlich:
BIST for systems-on-a-chip. 55-78 - Indradeep Ghosh, Niraj K. Jha:
High-level test synthesis: a survey. 79-99 - Michiko Inoue, Hideo Fujiwara:
An approach to test synthesis from higher level. 101-116 - Anurag Gupta, Kanad Chakraborty, Pinaki Mazumder:
FTROM: A Silicon Compiler for Fault-tolerant ROMs. 117-140 - Vishwani D. Agrawal:
Design of mixed-signal systems for testability. 141-150 - Mani Soma:
Mixed-signal on-chip timing measurements. 151-165 - Antoni Ferré, Eugeni Isern, Josep Rius, Rosa Rodríguez-Montañés, Joan Figueras:
IDDQ testing: state of the art and future trends. 167-196 - Michael Nicolaidis:
On-line testing for VLSI: state of the art and trends. 197-209 - Masahide Nakamura, Tohru Kikuno:
A new approach in feature interaction testing. 211-223
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-04-27 18:07 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
