![](https://dblp.uni-trier.de./img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de./img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de./img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
Computer Architecture Letters, Volume 3
Volume 3, January - December 2004
- Daniel Citron:
Exploiting Low Entropy to Reduce Wire Delay. - Arjun Singh, William J. Dally, Brian Towles, Amit K. Gupta:
Globally Adaptive Load-Balanced Routing on Tori. - María Engracia Gómez
, José Duato
, José Flich
, Pedro López, Antonio Robles
, Nils Agne Nordbotten, Olav Lysne, Tor Skeie:
An Efficient Fault-Tolerant Routing Methodology for Meshes and Tori. - Jeffrey M. Stine, Nicholas P. Carter, José Flich:
Comparing Adaptive Routing and Dynamic Voltage Scaling for Link Power Reduction. - Behnam Robatmili, Nasser Yazdani, Somayeh Sardashti, Mehrdad Nourani:
Thread-Sensitive Instruction Issue for SMT Processors. - Yue Luo, Lizy K. John:
Efficiently Evaluating Speedup Using Sampled Processor Simulation. - Luis Ceze, Karin Strauss, James Tuck, Jose Renau, Josep Torrellas:
CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction. - Arjun Singh, William J. Dally:
Buffer and Delay Bounds in High Radix Interconnection Networks. - Allison L. Holloway, Gurindar S. Sohi:
Characterization of Problem Stores.
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.