default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID23rd ASYNC 2017: San Diego, CA, USA
- 23rd IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2017, San Diego, CA, USA, May 21-24, 2017. IEEE Computer Society 2017, ISBN 978-1-5386-2749-5
Intra-Chip Communication
- Weiwei Jiang, Steven M. Nowick:
A High-Throughput Asynchronous Multi-resource Arbiter Using a Pipelined Assignment Approach. 1-9 - Gabriele Miorandi, Marco Balboni, Steven M. Nowick, Davide Bertozzi:
Accurate Assessment of Bundled-Data Asynchronous NoCs Enabled by a Predictable and Efficient Hierarchical Synthesis Flow. 10-17
Metastability and Arbitration
- Robert Najvirt, Thomas Polzer, Andreas Steininger
:
Measuring Metastability with Free-Running Clocks. 18-24 - Ghaith Tarawneh, Matthias Függer, Christoph Lenzen:
Metastability Tolerant Computing. 25-32 - Victor Khomenko, Danil Sokolov, Andrey Mokhov, Alex Yakovlev:
WAITX: An Arbiter for Non-persistent Signals. 33-40
Asynchronous Interfaces and NoCs
- Ameer M. S. Abdelhadi, Mark R. Greenstreet:
Interleaved Architectures for High-Throughput Synthesizable Synchronization FIFOs. 41-48 - Matthias Függer, Attila Kinali, Christoph Lenzen, Thomas Polzer:
Metastability-Aware Memory-Efficient Time-to-Digital Converters. 49-56
Modelling and Design Automation
- Johnson Fernandes, Danil Sokolov, Alex Yakovlev:
Elastic Bundles: Modelling and Synthesis of Asynchronous Circuits with Granular Rigidity. 57-64 - Jean Simatic, Abdelkarim Cherkaoui, François Bertrand, Rodrigo Possamai Bastos, Laurent Fesquet:
A Practical Framework for Specification, Verification, and Design of Self-Timed Pipelines. 65-72 - Jordi Cortadella, Alberto Moreno, Danil Sokolov, Alex Yakovlev, David Lloyd:
Waveform Transition Graphs: A Designer-Friendly Formalism for Asynchronous Behaviours. 73-74
Delay Lines and Bundled Data Design
- Alberto Moreno, Jordi Cortadella:
Synthesis of All-Digital Delay Lines. 75-82 - Maxwell Waugaman, William Koven:
Sharp - A Resilient Asynchronous Template. 83-84
Theory, Analysis and Test
- Yang Zhang, Haipeng Zha, Vaishnavi Sahir, Huimei Cheng, Peter A. Beerel:
Test Margin and Yield in Bundled Data and Ring-Oscillator Based Designs. 85-93 - Chun-Hong Shih, Jie-Hong R. Jiang:
Criticality and Sensitivity Analysis for Incremental Performance Optimization of Asynchronous Pipelines. 94-101 - Rajit Manohar, Yoram Moses:
The Eventual C-Element Theorem for Delay-Insensitive Asynchronous Circuits. 102-109
Application of Asynchronous Designs
- Montek Singh, Pintian Zhang, Andrew Vitkus, Ketan Mayer-Patel, Leandra Vicci:
A Frameless Imaging Sensor with Asynchronous Pixels: An Architectural Evaluation. 110-117 - Naoya Onizawa, Masashi Imai, Takahiro Hanyu, Tomohiro Yoneda:
MTJ-based Asynchronous Circuits for Re-initialization Free Computing against Power Failures. 118-125
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-23 19:41 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
