"Loop Parallelization Techniques for FPGA Accelerator Synthesis."

Oliver Reiche et al. (2018)

> Home

Details and statistics

DOI: 10.1007/S11265-017-1229-7

access: closed

type: Journal Article

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/ReicheOHTS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/ReicheOHTS18
Oliver Reiche, M. Akif Ozkan, Frank Hannig, Jürgen Teich, Moritz Schmid:
Loop Parallelization Techniques for FPGA Accelerator Synthesis. J. Signal Process. Syst. 90(1): 3-27 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.