"Toward Efficient Asynchronous Circuits Design Flow Using Backward Delay ..."

Lingfeng Zhou et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2024.3418769

access: closed

type: Journal Article

metadata version: 2024-10-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ZhouXWWXWY24a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ZhouXWWXWY24a
Lingfeng Zhou, Shanlin Xiao, Huiyao Wang, Jinghai Wang, Zeyang Xu, Bohan Wang, Zhiyi Yu:
Toward Efficient Asynchronous Circuits Design Flow Using Backward Delay Propagation Constraint. IEEE Trans. Very Large Scale Integr. Syst. 32(10): 1852-1863 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.