"Design and realization of high-performance wave-pipelined 8×8 b ..."

Debabrata Ghosh, S. K. Nandy (1995)

> Home

Details and statistics

DOI: 10.1109/92.365452

access: closed

type: Journal Article

metadata version: 2021-04-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/GhoshN95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/GhoshN95
Debabrata Ghosh, S. K. Nandy:
Design and realization of high-performance wave-pipelined 8×8 b multiplier in CMOS technology. IEEE Trans. Very Large Scale Integr. Syst. 3(1): 36-48 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.