"A 16-bit 1-MS/s SAR ADC With Capacitor Mismatch Self-Calibration."

Jie Ding et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2024.3489231

access: closed

type: Journal Article

metadata version: 2025-01-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/DingLDZZCW25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/DingLDZZCW25
Jie Ding, Fuming Liu, Kuan Deng, Zihan Zheng, Jingnan Zheng, Yongzhen Chen, Jiangfeng Wu:
A 16-bit 1-MS/s SAR ADC With Capacitor Mismatch Self-Calibration. IEEE Trans. Very Large Scale Integr. Syst. 33(1): 10-20 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.