"A process-tolerant cache architecture for improved yield in nanoscale ..."

Amit Agarwal et al. (2005)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2004.840407

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/AgarwalPMDR05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/AgarwalPMDR05
Amit Agarwal, Bipul Chandra Paul, Hamid Mahmoodi-Meimand, Animesh Datta, Kaushik Roy:
A process-tolerant cache architecture for improved yield in nanoscale technologies. IEEE Trans. Very Large Scale Integr. Syst. 13(1): 27-38 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.