"Scalable Light-Weight Integration of FPGA Based Accelerators with Chip ..."

Zhe Lin et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TMSCS.2017.2754378

access: closed

type: Journal Article

metadata version: 2024-03-05

- view
  authority control:
- export record
  dblp key:
  - journals/tmscs/LinSLFZ18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tmscs/LinSLFZ18
Zhe Lin, Sharad Sinha, Hao Liang, Liang Feng, Wei Zhang:
Scalable Light-Weight Integration of FPGA Based Accelerators with Chip Multi-Processors. IEEE Trans. Multi Scale Comput. Syst. 4(2): 152-162 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.