"An Efficient Decoder Architecture for Nonbinary LDPC Codes With Extended ..."

Chia-Lung Lin et al. (2016)

> Home

Details and statistics

DOI: 10.1109/TCSII.2016.2534820

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/LinTCCL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/LinTCCL16
Chia-Lung Lin, Shu-Wen Tu, Chih-Lung Chen, Hsie-Chia Chang, Chen-Yi Lee:
An Efficient Decoder Architecture for Nonbinary LDPC Codes With Extended Min-Sum Algorithm. IEEE Trans. Circuits Syst. II Express Briefs 63-II(9): 863-867 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.