"Slope Interconnect Effort: Gate-Interconnect Interdependent Delay Modeling ..."

Myeong-Eun Hwang, Seong-Ook Jung, Kaushik Roy (2009)

> Home

Details and statistics

DOI: 10.1109/TCSI.2008.2006217

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/HwangJR09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/HwangJR09
Myeong-Eun Hwang, Seong-Ook Jung, Kaushik Roy:
Slope Interconnect Effort: Gate-Interconnect Interdependent Delay Modeling for Early CMOS Circuit Simulation. IEEE Trans. Circuits Syst. I Regul. Pap. 56-I(7): 1428-1441 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.