"A Support Vector Regression (SVR)-Based Latency Model for Network-on-Chip ..."

Zhiliang Qian et al. (2016)

> Home

Details and statistics

DOI: 10.1109/TCAD.2015.2474393

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/QianJBTMM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/QianJBTMM16
Zhiliang Qian, Da-Cheng Juan, Paul Bogdan, Chi-Ying Tsui, Diana Marculescu, Radu Marculescu:
A Support Vector Regression (SVR)-Based Latency Model for Network-on-Chip (NoC) Architectures. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(3): 471-484 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.