"An FPGA-based scalable simulation accelerator for tile architectures."

Shinya Takamaeda-Yamazaki et al. (2011)

> Home

Details and statistics

DOI: 10.1145/2082156.2082166

access: closed

type: Journal Article

metadata version: 2020-07-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sigarch/Takamaeda-YamazakiSSK11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sigarch/Takamaeda-YamazakiSSK11
Shinya Takamaeda-Yamazaki, Ryosuke Sasakawa, Yoshito Sakaguchi, Kenji Kise:
An FPGA-based scalable simulation accelerator for tile architectures. SIGARCH Comput. Archit. News 39(4): 38-43 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.