"Mitigating Memory Wall Effects in High-Clock-Rate and Multicore CMOS 3-D ..."

Philip Jacob et al. (2009)

> Home

Details and statistics

DOI: 10.1109/JPROC.2008.2007472

access: closed

type: Journal Article

metadata version: 2024-02-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/pieee/JacobZEBKCKMB09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/pieee/JacobZEBKCKMB09
Philip Jacob, Aamir Zia, Okan Erdogan, Paul M. Belemjian, Jin Woo Kim, Michael Chu, Russell P. Kraft, John F. McDonald, Kerry Bernstein:
Mitigating Memory Wall Effects in High-Clock-Rate and Multicore CMOS 3-D Processor Memory Stacks. Proc. IEEE 97(1): 108-122 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.