"A 700-kHz bandwidth ΣΔ fractional synthesizer with spurs ..."

Enrico Temporiti et al. (2004)

> Home

Details and statistics

DOI: 10.1109/JSSC.2004.831598

access: closed

type: Journal Article

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TemporitiABCC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TemporitiABCC04
Enrico Temporiti, Guido Albasini, Ivan Bietti, Rinaldo Castello, Matteo Colombo:
A 700-kHz bandwidth ΣΔ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications. IEEE J. Solid State Circuits 39(9): 1446-1454 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.