"A 1.5-GHz 130-nm Itanium® 2 Processor with 6-MB on-die L3 cache."

Stefan Rusu et al. (2003)

> Home

Details and statistics

DOI: 10.1109/JSSC.2003.818293

access: closed

type: Journal Article

metadata version: 2022-04-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/RusuSTLMC03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/RusuSTLMC03
Stefan Rusu, Jason Stinson, Simon Tam, Justin Leung, Harry Muljono, Brian S. Cherkauer:
A 1.5-GHz 130-nm Itanium® 2 Processor with 6-MB on-die L3 cache. IEEE J. Solid State Circuits 38(11): 1887-1895 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.