"Comments on "Leading-zero anticipatory logic for high-speed floating point ..."

Vojin G. Oklobdzija et al. (1997)

> Home

Details and statistics

DOI: 10.1109/4.551927

access: closed

type: Journal Article

metadata version: 2022-07-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/OklobdzijaSMMNM97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/OklobdzijaSMMNM97
Vojin G. Oklobdzija, Hiroaki Suzuki, Hiroyuki Morinaka, Hiroshi Makino, Yasunobu Nakase, Koichiro Mashiko, Tadashi Sumi:
Comments on "Leading-zero anticipatory logic for high-speed floating point addition" [with reply]. IEEE J. Solid State Circuits 32(2): 292 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.