"An 80-MFLOPS (peak) 64-b microprocessor for parallel computer."

Hiraku Nakano et al. (1992)

> Home

Details and statistics

DOI: 10.1109/4.121559

access: closed

type: Journal Article

metadata version: 2025-02-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NakanoNNYGNSKK92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NakanoNNYGNSKK92
Hiraku Nakano, Masaitsu Nakajima, Yasuhiro Nakakura, Tadahiro Yoshida, Yoshiyuki Goi, Yuji Nakai, Reiji Segawa, Takeshi Kishida, Hiroshi Kadota:
An 80-MFLOPS (peak) 64-b microprocessor for parallel computer. IEEE J. Solid State Circuits 27(3): 365-372 (1992)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.