"Design Techniques for a 66 Gb/s 46 mW 3-Tap Decision Feedback Equalizer in ..."

Yue Lu, Elad Alon (2013)

> Home

Details and statistics

DOI: 10.1109/JSSC.2013.2278804

access: closed

type: Journal Article

metadata version: 2022-10-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LuA13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LuA13
Yue Lu, Elad Alon:
Design Techniques for a 66 Gb/s 46 mW 3-Tap Decision Feedback Equalizer in 65 nm CMOS. IEEE J. Solid State Circuits 48(12): 3243-3257 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.