"A 20-Gb/s Full-Rate Linear Clock and Data Recovery Circuit With Automatic ..."

Jri Lee, Ke-Chung Wu (2009)

> Home

Details and statistics

DOI: 10.1109/JSSC.2009.2031042

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LeeW09a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LeeW09a
Jri Lee, Ke-Chung Wu:
A 20-Gb/s Full-Rate Linear Clock and Data Recovery Circuit With Automatic Frequency Acquisition. IEEE J. Solid State Circuits 44(12): 3590-3602 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.