"A 7-Gbps SCA-Resistant Multiplicative-Masked AES Engine in Intel 4 CMOS."

Raghavan Kumar et al. (2023)

> Home

Details and statistics

DOI: 10.1109/JSSC.2022.3230372

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KumarSTAHADM23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KumarSTAHADM23
Raghavan Kumar, Vikram B. Suresh, Sachin Taneja, Mark A. Anders, Steven Hsu, Amit Agarwal, Vivek De, Sanu K. Mathew:
A 7-Gbps SCA-Resistant Multiplicative-Masked AES Engine in Intel 4 CMOS. IEEE J. Solid State Circuits 58(4): 1106-1116 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.